path: root/arch/arm64/boot/.gitignore
diff options
authorJungseok Lee <>2014-05-12 18:40:51 +0900
committerCatalin Marinas <>2014-07-23 15:27:40 +0100
commitc79b954bf6c006f2d3dd9d01f231abeead13a410 (patch)
treeb7d4375c12d2b61554af0e5eb7596b22c60c643e /arch/arm64/boot/.gitignore
parent57e0139041a978c0cfa4d2366c96ea3418e7d553 (diff)
arm64: mm: Implement 4 levels of translation tables
This patch implements 4 levels of translation tables since 3 levels of page tables with 4KB pages cannot support 40-bit physical address space described in [1] due to the following issue. It is a restriction that kernel logical memory map with 4KB + 3 levels (0xffffffc000000000-0xffffffffffffffff) cannot cover RAM region from 544GB to 1024GB in [1]. Specifically, ARM64 kernel fails to create mapping for this region in map_mem function since __phys_to_virt for this region reaches to address overflow. If SoC design follows the document, [1], over 32GB RAM would be placed from 544GB. Even 64GB system is supposed to use the region from 544GB to 576GB for only 32GB RAM. Naturally, it would reach to enable 4 levels of page tables to avoid hacking __virt_to_phys and __phys_to_virt. However, it is recommended 4 levels of page table should be only enabled if memory map is too sparse or there is about 512GB RAM. References ---------- [1]: Principles of ARM Memory Maps, White Paper, Issue C Signed-off-by: Jungseok Lee <> Reviewed-by: Sungjinn Chung <> Acked-by: Kukjin Kim <> Reviewed-by: Christoffer Dall <> Reviewed-by: Steve Capper <> [ MEMBLOCK_INITIAL_LIMIT removed, same as PUD_SIZE] [ early_ioremap_init() updated for 4 levels] [ 48-bit VA depends on BROKEN until KVM is fixed] Signed-off-by: Catalin Marinas <> Tested-by: Jungseok Lee <>
Diffstat (limited to 'arch/arm64/boot/.gitignore')
0 files changed, 0 insertions, 0 deletions