path: root/arch/mips
diff options
authorPaul Burton <>2016-05-17 15:31:04 +0100
committerRalf Baechle <>2016-05-28 12:35:02 +0200
commit640356a48750ff9ef3303d85158ef9c42c3a18b6 (patch)
tree156b010b5d2c78df6048993a9dd6284f17bf65d7 /arch/mips
parent6e4ad1b413604b9130bdbe532aafdbd47ff5318e (diff)
MIPS: Clear Status IPL field when using EIC
When using an external interrupt controller (EIC) the interrupt mask bits in the cop0 Status register are reused for the Interrupt Priority Level, and any interrupts with a priority lower than the field will be ignored. Clear the field to 0 by default such that all interrupts are serviced. Without doing so we default to arbitrarily ignoring all or some subset of interrupts. Signed-off-by: Paul Burton <> Reviewed-by: Matt Redfearn <> Tested-by: Matt Redfearn <> Cc: Guenter Roeck <> Cc: Sergei Shtylyov <> Cc: Joe Perches <> Cc: James Hogan <> Cc: Cc: Patchwork: Signed-off-by: Ralf Baechle <>
Diffstat (limited to 'arch/mips')
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/mips/kernel/irq.c b/arch/mips/kernel/irq.c
index 8eb5af805964..f25f7eab7307 100644
--- a/arch/mips/kernel/irq.c
+++ b/arch/mips/kernel/irq.c
@@ -54,6 +54,9 @@ void __init init_IRQ(void)
for (i = 0; i < NR_IRQS; i++)
+ if (cpu_has_veic)
+ clear_c0_status(ST0_IM);