path: root/samples/hw_breakpoint
diff options
authorStephane Eranian <>2011-06-06 16:57:12 +0200
committerIngo Molnar <>2011-07-01 11:06:37 +0200
commitee89cbc2d48150c7c0e9f2aaac00afde99af098c (patch)
tree8b690157409cab9fc1c887d7ea706b80e1d49e48 /samples/hw_breakpoint
parentcd8a38d33e2528998998bae70a45ad27e442f114 (diff)
perf_events: Add Intel Sandy Bridge offcore_response low-level support
This patch adds Intel Sandy Bridge offcore_response support by providing the low-level constraint table for those events. On Sandy Bridge, there are two offcore_response events. Each uses its own dedictated extra register. But those registers are NOT shared between sibling CPUs when HT is on unlike Nehalem/Westmere. They are always private to each CPU. But they still need to be controlled within an event group. All events within an event group must use the same value for the extra MSR. That's not controlled by the second patch in this series. Furthermore on Sandy Bridge, the offcore_response events have NO counter constraints contrary to what the official documentation indicates, so drop the events from the contraint table. Signed-off-by: Stephane Eranian <> Signed-off-by: Peter Zijlstra <> Link: Signed-off-by: Ingo Molnar <>
Diffstat (limited to 'samples/hw_breakpoint')
0 files changed, 0 insertions, 0 deletions