summaryrefslogtreecommitdiff
path: root/hw/block/pflash_cfi02.c
diff options
context:
space:
mode:
authorRoy Franz <roy.franz@linaro.org>2013-12-17 19:42:27 +0000
committerPeter Maydell <peter.maydell@linaro.org>2013-12-17 19:42:27 +0000
commitfa21a7b13e97120c789eda1dbae87a9bcb1efe09 (patch)
tree87e8d2840f4c42cb72d9c1b04b0d3271b0547c2a /hw/block/pflash_cfi02.c
parentb8433303fbc5a4a694adb0f0aff5059442ae63e3 (diff)
downloadqemu-fa21a7b13e97120c789eda1dbae87a9bcb1efe09.tar.gz
Add max device width parameter for NOR devices
For handling CFI and device ID reads, we need to not only know the width that a NOR flash device is configured for, but also its maximum width. The maximum width addressing mode is used for multi-width parts no matter which width they are configured for. The most common case is x16 parts that also support x8 mode. When configured for x8 operation these devices respond to CFI and device ID requests differently than native x8 NOR parts. Signed-off-by: Roy Franz <roy.franz@linaro.org> Message-id: 1386279359-32286-6-git-send-email-roy.franz@linaro.org [PMM: Added comment explaining the semantics of width vs device-width vs max-device-width] Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/block/pflash_cfi02.c')
0 files changed, 0 insertions, 0 deletions