summaryrefslogtreecommitdiff
path: root/target-i386/translate.c
diff options
context:
space:
mode:
authorbellard <bellard@c046a42c-6fe2-441c-8c8c-71466251a162>2004-03-26 22:38:57 +0000
committerbellard <bellard@c046a42c-6fe2-441c-8c8c-71466251a162>2004-03-26 22:38:57 +0000
commit4bb2fcc7c9776d3a3732dc3731fd1107fb5b8c27 (patch)
treee3c048b52451cccb6c34d31ccfd96223f234329f /target-i386/translate.c
parent08cea4eef8e17114dcdbce93f95cb111c9d622f6 (diff)
downloadqemu-4bb2fcc7c9776d3a3732dc3731fd1107fb5b8c27.tar.gz
gcc 2.95.4 compile fix (Petter Reinholdtsen)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@683 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-i386/translate.c')
-rw-r--r--target-i386/translate.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/target-i386/translate.c b/target-i386/translate.c
index 4a1a2767a9..5866fe4095 100644
--- a/target-i386/translate.c
+++ b/target-i386/translate.c
@@ -391,7 +391,7 @@ static GenOpFunc *gen_op_arith_T0_T1_cc[8] = {
},
static GenOpFunc *gen_op_arithc_T0_T1_cc[3][2] = {
- DEF_ARITHC()
+ DEF_ARITHC( )
};
static GenOpFunc *gen_op_arithc_mem_T0_T1_cc[9][2] = {
@@ -420,7 +420,7 @@ static const int cc_op_arithb[8] = {
static GenOpFunc *gen_op_cmpxchg_T0_T1_EAX_cc[3] = {
- DEF_CMPXCHG()
+ DEF_CMPXCHG( )
};
static GenOpFunc *gen_op_cmpxchg_mem_T0_T1_EAX_cc[9] = {
@@ -464,7 +464,7 @@ static GenOpFunc *gen_op_cmpxchg_mem_T0_T1_EAX_cc[9] = {
},
static GenOpFunc *gen_op_shift_T0_T1_cc[3][8] = {
- DEF_SHIFT()
+ DEF_SHIFT( )
};
static GenOpFunc *gen_op_shift_mem_T0_T1_cc[9][8] = {
@@ -4277,7 +4277,7 @@ static uint16_t opc_read_flags[NB_OPS] = {
[INDEX_op_rcrl ## SUFFIX ## _T0_T1_cc] = CC_C,
- DEF_READF()
+ DEF_READF( )
DEF_READF(_raw)
#ifndef CONFIG_USER_ONLY
DEF_READF(_kernel)
@@ -4396,7 +4396,7 @@ static uint16_t opc_write_flags[NB_OPS] = {
[INDEX_op_cmpxchgl ## SUFFIX ## _T0_T1_EAX_cc] = CC_OSZAPC,
- DEF_WRITEF()
+ DEF_WRITEF( )
DEF_WRITEF(_raw)
#ifndef CONFIG_USER_ONLY
DEF_WRITEF(_kernel)
@@ -4435,7 +4435,7 @@ static uint16_t opc_simpler[NB_OPS] = {
[INDEX_op_rorw ## SUFFIX ## _T0_T1_cc] = INDEX_op_rorw ## SUFFIX ## _T0_T1,\
[INDEX_op_rorl ## SUFFIX ## _T0_T1_cc] = INDEX_op_rorl ## SUFFIX ## _T0_T1,
- DEF_SIMPLER()
+ DEF_SIMPLER( )
DEF_SIMPLER(_raw)
#ifndef CONFIG_USER_ONLY
DEF_SIMPLER(_kernel)