summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2013-12-18s390x/ioinst: CHSC has to set a condition codeThomas Huth1-0/+1
2013-12-18s390x/kvm: Fixed condition code for unknown SIGP ordersThomas Huth1-6/+11
2013-12-18s390x/kvm: Simplified the calculation of the SIGP order codeThomas Huth1-5/+3
2013-12-18s390x/kvm: Implemented SIGP STARTThomas Huth1-0/+11
2013-12-18s390x/kvm: Fix coding style in handle_sigp()Thomas Huth1-12/+12
2013-12-18s390x/kvm: Removed s390_store_status stubThomas Huth1-22/+0
2013-12-18s390x/kvm: Removed duplicated SIGP definesThomas Huth1-5/+0
2013-12-18s390x/kvm: Fix diagnose handling.Cornelia Huck2-6/+16
2013-12-17MAINTAINERS: add myself to maintain allwinner-a10liguang1-0/+7
2013-12-17hw/arm: add cubieboard supportliguang3-1/+71
2013-12-17hw/arm: add allwinner a10 SoC supportliguang4-0/+140
2013-12-17hw/intc: add allwinner A10 interrupt controllerliguang4-0/+242
2013-12-17hw/timer: add allwinner a10 timerliguang4-0/+316
2013-12-17vmstate: Add support for an array of ptimer_state *Peter Maydell2-0/+14
2013-12-17MAINTAINERS: Document 'Canon DIGIC' machineAntony Pavlov1-0/+6
2013-12-17hw/arm/digic: add NOR ROM supportAntony Pavlov1-0/+78
2013-12-17hw/arm/digic: add UART supportAntony Pavlov5-0/+261
2013-12-17hw/arm/digic: add timer supportAntony Pavlov5-0/+244
2013-12-17hw/arm/digic: prepare DIGIC-based boards supportAntony Pavlov3-0/+86
2013-12-17hw/arm: add very initial support for Canon DIGIC SoCAntony Pavlov4-0/+108
2013-12-17target-arm: A64: add support for logical (immediate) insnsAlexander Graf1-2/+173
2013-12-17target-arm: A64: add support for 1-src CLS insnClaudio Fontana3-1/+31
2013-12-17host-utils: add clrsb32/64 - count leading redundant sign bitsClaudio Fontana1-0/+32
2013-12-17target-arm: A64: add support for bitfield insnsClaudio Fontana1-2/+54
2013-12-17target-arm: A64: add support for 1-src REV insnsClaudio Fontana1-1/+72
2013-12-17target-arm: A64: add support for 1-src RBIT insnAlexander Graf3-0/+39
2013-12-17target-arm: A64: add support for 1-src data processing and CLZClaudio Fontana3-2/+56
2013-12-17target-arm: A64: add support for 2-src shift reg insnsAlexander Graf1-0/+22
2013-12-17target-arm: A64: add support for 2-src data processing and DIVAlexander Graf3-2/+93
2013-12-17target-arm: A64: add support for EXTRAlexander Graf1-2/+47
2013-12-17target-arm: A64: add support for ADR and ADRPAlexander Graf1-2/+23
2013-12-17target-arm: A64: add support for logical (shifted register)Alexander Graf1-6/+191
2013-12-17target-arm: A64: add support for conditional selectClaudio Fontana1-2/+65
2013-12-17target-arm: A64: add support for compare and branch immAlexander Graf1-2/+44
2013-12-17target-arm: A64: add support for 'test and branch' immAlexander Graf1-2/+25
2013-12-17target-arm: A64: add support for conditional branchesAlexander Graf3-7/+38
2013-12-17target-arm: A64: add support for BR, BLR and RET insnsAlexander Graf1-2/+41
2013-12-17target-arm: A64: add support for B and BL insnsAlexander Graf2-2/+65
2013-12-17target-arm: A64: expand decoding skeleton for system instructionsClaudio Fontana1-2/+129
2013-12-17target-arm: A64: provide skeleton for a64 insn decodingClaudio Fontana1-8/+362
2013-12-17target-arm: A64: add stubs for a64 specific helpersAlexander Graf4-1/+48
2013-12-17target-arm: Support fp registers in gdb stubPeter Maydell3-2/+134
2013-12-17target-arm: A64: provide functions for accessing FPCR and FPSRPeter Maydell1-0/+28
2013-12-17target-arm: A64: add set_pc cpu methodAlexander Graf1-0/+11
2013-12-17target-arm: Split A64 from A32/T32 gen_intermediate_code_internal()Peter Maydell3-45/+246
2013-12-17default-configs: Add config for aarch64-softmmuPeter Maydell1-0/+6
2013-12-17hw/arm/boot: Add boot support for AArch64 processorMian M. Hamayun1-5/+38
2013-12-17hw/arm/boot: Allow easier swapping in of different loader codePeter Maydell1-45/+107
2013-12-17configure: Enable KVM for aarch64 host/target combinationPeter Maydell1-1/+1
2013-12-17target-arm: Add minimal KVM AArch64 supportMian M. Hamayun3-0/+209
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-27 10:51:09 +0000