summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2014-02-26target-arm: Implement AArch64 TTBR*Peter Maydell3-64/+33
2014-02-26target-arm: Implement AArch64 VBAR_EL1Peter Maydell2-2/+9
2014-02-26target-arm: Implement AArch64 TCR_EL1Peter Maydell2-4/+17
2014-02-26target-arm: Implement AArch64 SCTLR_EL1Peter Maydell2-2/+3
2014-02-26target-arm: Implement AArch64 memory attribute registersPeter Maydell2-1/+26
2014-02-26target-arm: Implement AArch64 dummy MDSCR_EL1Peter Maydell1-0/+6
2014-02-26target-arm: Implement AArch64 TLB invalidate opsPeter Maydell1-0/+73
2014-02-26target-arm: Implement AArch64 cache invalidate/clean opsPeter Maydell2-2/+49
2014-02-26target-arm: Implement AArch64 MIDR_EL1Peter Maydell1-0/+3
2014-02-26target-arm: Implement AArch64 CurrentEL sysregPeter Maydell3-1/+12
2014-02-26target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell4-11/+25
2014-02-26target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell3-3/+15
2014-02-26hw: arm_gic_kvm: Add KVM VGIC save/restore logicChristoffer Dall1-2/+422
2014-02-26arm: vgic device control api supportChristoffer Dall4-15/+80
2014-02-26kvm: Common device control API functionsChristoffer Dall3-0/+62
2014-02-26kvm: Introduce kvm_arch_irqchip_createChristoffer Dall4-2/+29
2014-02-26linux-headers: Update from v3.14-rc3Christoffer Dall5-4/+74
2014-02-26hw/intc/arm_gic: Fix GIC_SET_LEVELChristoffer Dall1-1/+1
2014-02-26target-arm: Load correct access bits from ARMv5 level 2 page table descriptorsPeter Maydell1-1/+1
2014-02-26hw/arm/musicpal: Remove nonexistent CDTP2, CDTP3 registersPeter Maydell1-4/+2
2014-02-26hw/intc/exynos4210_combiner: Don't overrun output_irq array in initPeter Maydell1-1/+1
2014-02-26target-arm: Fix incorrect arithmetic constructing short-form PAR for ATS opsPeter Maydell1-2/+2
2014-02-26hw/timer/arm_timer: Avoid array overrun for bad addressesPeter Maydell1-0/+2
2014-02-26hw/net/stellaris_enet: Avoid unintended sign extensionPeter Maydell1-1/+2
2014-02-26hw/misc/arm_sysctl: Fix bad boundary check on mb clock accessesPeter Maydell1-2/+2
2014-02-26xilinx: Delete hw/include/xilinx.hPeter Crosthwaite4-13/+1
2014-02-26xilinx: Inline usages of xilinx_axi*_init()Peter Crosthwaite2-38/+19
2014-02-26xilinx: Inline usage of xilinx_ethlite_create()Peter Crosthwaite2-20/+8
2014-02-26xilinx: Inline usages of xilinx_timer_create()Peter Crosthwaite4-18/+20
2014-02-26xilinx: Inline usages of xilinx_intc_create()Peter Crosthwaite4-18/+18
2014-02-26microblaze/ml605: Define macros for irq/memory mapsPeter Crosthwaite1-3/+12
2014-02-26ppc/virtex_ml507: Define macros for irq/memory mapsPeter Crosthwaite1-3/+11
2014-02-26microblaze/s3adsp_1800: Define macros for irq mapPeter Crosthwaite1-1/+6
2014-02-25modules: do not include gmodule-2.0 in static buildsPaolo Bonzini2-1/+10
2014-02-25Merge remote-tracking branch 'remotes/spice/tags/pull-spice-3' into stagingPeter Maydell1-1/+7
2014-02-25Merge remote-tracking branch 'remotes/mdroth/qga-pull-2014-02-24' into stagingPeter Maydell7-78/+132
2014-02-25Merge remote-tracking branch 'remotes/xtensa/tags/20140224-xtensa' into stagingPeter Maydell42-63/+332
2014-02-25Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into stagingPeter Maydell50-635/+2820
2014-02-24Merge remote-tracking branch 'remotes/sstabellini/xen-140220' into stagingPeter Maydell4-4/+16
2014-02-24Merge remote-tracking branch 'remotes/bonzini/configure' into stagingPeter Maydell21-127/+541
2014-02-24configure: check that C++ compiler actually worksPeter Maydell1-0/+29
2014-02-24qxl: add sanity checkGerd Hoffmann1-1/+7
2014-02-24target-xtensa: provide HW confg ID registersMax Filippov4-3/+21
2014-02-24target-xtensa: refactor standard core configurationMax Filippov4-21/+13
2014-02-24target-xtensa: add basic tests for cache opcodesMax Filippov2-0/+98
2014-02-24target-xtensa: allow using core configuration in testsMax Filippov30-32/+37
2014-02-24target-xtensa: add overridable test_init macroMax Filippov2-2/+6
2014-02-24target-xtensa: add basic checks to icache opcodesMax Filippov3-0/+33
2014-02-24target-xtensa: add basic checks to dcache opcodesMax Filippov1-0/+38
2014-02-24target-xtensa: add RRRI4 opcode format fieldsMax Filippov1-0/+9
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-11 15:58:40 +0000