summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2012-11-01Merge remote-tracking branch 'afaerber/qom-cpu' into stagingAnthony Liguori52-334/+501
2012-11-01arm_boot: Change initrd load address to "halfway through RAM"Peter Maydell2-15/+26
2012-11-01Merge branch 'ppc-for-upstream' of git://repo.or.cz/qemu/agrafAurelien Jarno6-26/+79
2012-11-01Merge branch 'arm-devs.for-upstream' of git://git.linaro.org/people/pmaydell/...Aurelien Jarno26-429/+541
2012-11-01pseries: Cleanup duplications of ics_valid_irq() codeDavid Gibson1-4/+2
2012-11-01pseries: Clean up inconsistent variable name in xics.cDavid Gibson1-3/+3
2012-11-01target-ppc: Extend FPU state for newer POWER CPUsDavid Gibson3-14/+27
2012-11-01target-ppc: Rework storage of VPA registration stateDavid Gibson1-3/+3
2012-11-01Revert "PPC: pseries: Remove hack for PIO window"David Gibson2-2/+44
2012-10-31target-mips: don't flush extra TLB on permissions upgradeAurelien Jarno1-5/+23
2012-10-31target-mips: fix TLBR wrt SEGMaskAurelien Jarno1-0/+6
2012-10-31target-mips: use deposit instead of hardcoded versionAurelien Jarno1-28/+4
2012-10-31target-mips: optimize ddiv/ddivu/div/divu with movcondAurelien Jarno1-48/+37
2012-10-31target-mips: implement movn/movz using movcondAurelien Jarno1-15/+12
2012-10-31target-mips: don't use local temps for store conditionalAurelien Jarno1-5/+6
2012-10-31target-mips: implement unaligned loads using TCGAurelien Jarno3-159/+62
2012-10-31target-mips: simplify load/store microMIPS helpersAurelien Jarno1-64/+9
2012-10-31target-mips: optimize load operationsAurelien Jarno1-4/+12
2012-10-31target-mips: cleanup load/store operationsAurelien Jarno1-64/+35
2012-10-31target-mips: restore CPU state after an FPU exceptionAurelien Jarno1-90/+95
2012-10-31target-mips: use softfloat constants when possibleAurelien Jarno1-48/+44
2012-10-31target-mips: cleanup float to int conversion helpersAurelien Jarno1-39/+79
2012-10-31target-mips: fix FPU exceptionsAurelien Jarno1-13/+19
2012-10-31target-mips: keep softfloat exception set to 0 between instructionsAurelien Jarno1-63/+10
2012-10-31target-mips: use the softfloat floatXX_muladd functionsAurelien Jarno3-105/+64
2012-10-31softfloat: implement fused multiply-add NaN propagation for MIPSAurelien Jarno1-0/+27
2012-10-31target-mips: do not save CPU state when using retranslationAurelien Jarno1-20/+0
2012-10-31target-mips: correctly restore btarget upon exceptionAurelien Jarno1-0/+11
2012-10-31tcg: don't remove op if output needs to be synced to memoryAurelien Jarno1-4/+4
2012-10-31target-alpha: Use TCG_CALL_NO_WGRichard Henderson1-10/+10
2012-10-31chardev: Use timer instead of bottom-half to postpone open eventJan Kiszka3-12/+13
2012-10-31target-mips: remove #if defined(TARGET_MIPS64) in opcode enumsAurelien Jarno1-36/+0
2012-10-31target-mips: Change TODO fileJia Liu1-2/+1
2012-10-31target-mips: Add ASE DSP testcasesJia Liu487-0/+19151
2012-10-31target-mips: Add ASE DSP processorsJia Liu1-0/+52
2012-10-31target-mips: Add ASE DSP accumulator instructionsJia Liu3-0/+995
2012-10-31target-mips: Add ASE DSP compare-pick instructionsJia Liu3-0/+635
2012-10-31target-mips: Add ASE DSP bit/manipulation instructionsJia Liu3-0/+311
2012-10-31target-mips: Add ASE DSP multiply instructionsJia Liu3-0/+1499
2012-10-31target-mips: Add ASE DSP GPR-based shift instructionsJia Liu3-0/+618
2012-10-31target-mips: Add ASE DSP arithmetic instructionsJia Liu3-3/+1812
2012-10-31target-mips: Add ASE DSP load instructionsJia Liu1-0/+88
2012-10-31target-mips: Add ASE DSP branch instructionsJia Liu1-0/+36
2012-10-31Use correct acc value to index cpu_HI/cpu_LO rather than using a fix numberJia Liu1-27/+95
2012-10-31target-mips: Add ASE DSP resources access checkJia Liu4-2/+53
2012-10-31target-mips: Add ASE DSP internal functionsJia Liu2-1/+1064
2012-10-31target-i386: Pass X86CPU to kvm_handle_halt()Andreas Färber1-2/+5
2012-10-31target-i386: Pass X86CPU to kvm_get_mp_state()Andreas Färber1-4/+5
2012-10-31cpu: Move thread_id to CPUStateAndreas Färber4-7/+11
2012-10-31cpus: Pass CPUState to run_on_cpu()Andreas Färber8-11/+24