summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-01-31target-ppc: Add xvcv[hpsp, sphp] instructionsNikunj A Dadhania4-9/+24
2017-01-31target-ppc: Add xsmulqp instructionBharata B Rao4-0/+38
2017-01-31target-ppc: Add xsdivqp instructionBharata B Rao4-0/+39
2017-01-31target-ppc: Add xscvsdqp and xscvudqp instructionsBharata B Rao4-0/+31
2017-01-31target-ppc: Use ppc_vsr_t.f128 in xscmp[o,u,exp]qpBharata B Rao1-12/+8
2017-01-31ppc: Implement bcdutrunc. instructionJose Ricardo Ziviani4-1/+57
2017-01-31ppc: Implement bcdtrunc. instructionJose Ricardo Ziviani4-2/+45
2017-01-31ppc/prep: update MAINTAINERS fileHervé Poussineau1-1/+4
2017-01-31target-ppc: Add xscvqps[d,w]z instructionsBharata B Rao4-0/+46
2017-01-31target-ppc: Add xvxsigdp instructionNikunj A Dadhania2-0/+41
2017-01-31target-ppc: Add xvxsigsp instructionNikunj A Dadhania4-0/+24
2017-01-31target-ppc: Add xvxexpdp instructionNikunj A Dadhania2-0/+18
2017-01-31target-ppc: Add xvxexpsp instructionNikunj A Dadhania2-0/+18
2017-01-31target-ppc: Add xviexpdp instructionNikunj A Dadhania2-0/+27
2017-01-31target-ppc: Add xviexpsp instructionNikunj A Dadhania2-0/+28
2017-01-31target-ppc: Add xsiexpqp instructionNikunj A Dadhania2-0/+23
2017-01-31target-ppc: Add xsiexpdp instructionNikunj A Dadhania2-0/+21
2017-01-31ppc: Implement bcdsr. instructionJose Ricardo Ziviani4-0/+52
2017-01-31ppc: Implement bcdus. instructionJose Ricardo Ziviani4-1/+46
2017-01-31ppc: Implement bcds. instructionJose Ricardo Ziviani4-1/+46
2017-01-31host-utils: Implement unsigned quadword left/right shift and unit testsJose Ricardo Ziviani5-1/+235
2017-01-31host-utils: Move 128-bit guard macro to .c fileJose Ricardo Ziviani2-1/+3
2017-01-31softfloat: Fix the default qNAN for target-ppcBharata B Rao1-1/+1
2017-01-31target-ppc: xscvqpdp zero VSRNikunj A Dadhania1-1/+1
2017-01-31ppc: Fix a warning in bcdcfz code and improve BCD_DIG_BYTE macroJose Ricardo Ziviani1-3/+3
2017-01-31ppc: Prevent inifnite loop in decrementer auto-reload.Roman Kapl1-2/+6
2017-01-31target-ppc: Add xscvqpdp instructionBharata B Rao4-0/+31
2017-01-31target-ppc: Add xscvdpqp instructionBharata B Rao4-0/+48
2017-01-31target-ppc: Add xsaddqp instructionsBharata B Rao5-0/+41
2017-01-31ppc: Add ppc_set_compat_all()David Gibson3-26/+43
2017-01-31pseries: Rewrite CAS PVR compatibility logicDavid Gibson2-72/+34
2017-01-31pxb: Restrict to x86David Gibson3-1/+3
2017-01-31target-ppc: Add xsxsigqp instructionsNikunj A Dadhania2-0/+30
2017-01-31target-ppc: Add xsxsigdp instructionNikunj A Dadhania2-0/+30
2017-01-31target-ppc: Add xsxexpqp instructionNikunj A Dadhania2-0/+16
2017-01-31target-ppc: Add xsxexpdp instructionNikunj A Dadhania2-0/+17
2017-01-31target-ppc: Use correct precision for FPRF settingBharata B Rao2-2/+3
2017-01-31target-ppc: Add xscvdphp, xscvhpdpBharata B Rao6-0/+62
2017-01-31target-ppc: Rename helper_compute_fprf to helper_compute_fprf_float64Bharata B Rao3-70/+73
2017-01-31target-ppc: Replace isden by float64_is_zero_or_denormalBharata B Rao1-10/+1
2017-01-31target-ppc: Use float64 arg in helper_compute_fprf()Bharata B Rao1-9/+7
2017-01-31prep: add IBM RS/6000 7020 (40p) machine emulationHervé Poussineau2-0/+231
2017-01-31prep: add IBM RS/6000 7020 (40p) memory controllerHervé Poussineau5-0/+242
2017-01-31prep: add PReP System I/OHervé Poussineau3-0/+308
2017-01-31target-ppc: Add xxinsertw instructionNikunj A Dadhania4-2/+30
2017-01-31target-ppc: Add xxextractuw instructionNikunj A Dadhania4-0/+62
2017-01-31hw/ppc: QOM'ify spapr_vio.cxiaoqiang zhao1-10/+0
2017-01-31hw/ppc: QOM'ify ppce500_spin.cxiaoqiang zhao1-10/+8
2017-01-31hw/ppc: QOM'ify e500.cxiaoqiang zhao1-13/+4
2017-01-31hw/gpio: QOM'ify mpc8xxx.cxiaoqiang zhao1-9/+11
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-09 22:29:47 +0000