summaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2017-11-20nvic: Fix ARMv7M MPU_RBAR readsPeter Maydell1-1/+1
2017-11-16Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2-16/+6
2017-11-14ioapic/tracing: Remove last DPRINTFsDr. David Alan Gilbert2-16/+6
2017-11-14xics/kvm: synchonize state before 'info pic'Greg Kurz2-0/+30
2017-11-07hw/intc/arm_gicv3_its: Don't abort on table save failureEric Auger1-6/+2
2017-11-07hw/intc/arm_gicv3_its: Fix the VM termination in vm_change_state_handler()Shanker Donthineni1-2/+2
2017-10-21openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)Stafford Horne2-0/+180
2017-10-12nvic: Fix miscalculation of offsets into ITNS arrayPeter Maydell1-2/+2
2017-10-12nvic: Add missing 'break'Peter Maydell1-0/+1
2017-10-06nvic: Add missing code for writing SHCSR.HARDFAULTPENDED bitPeter Maydell1-0/+1
2017-10-06nvic: Implement Security Attribution Unit registersPeter Maydell1-0/+116
2017-10-06target/arm: Add new-in-v8M SFSR and SFARPeter Maydell1-0/+34
2017-10-06target/arm: Prepare for CONTROL.SPSEL being nonzero in Handler modePeter Maydell1-1/+1
2017-10-06nvic: Clear the vector arrays and prigroup on resetPeter Maydell1-0/+5
2017-09-27Merge remote-tracking branch 'remotes/dgilbert/tags/pull-migration-20170927a'...Peter Maydell8-10/+28
2017-09-27migration: pre_save return intDr. David Alan Gilbert8-10/+28
2017-09-27ppc: Fix OpenPIC modelBenjamin Herrenschmidt1-0/+35
2017-09-23Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-1/+1
2017-09-21memory: Switch memory from using AddressSpace to FlatViewAlexey Kardashevskiy1-1/+1
2017-09-21nvic: Support banked exceptions in acknowledge and completePeter Maydell2-8/+22
2017-09-21nvic: Make SHCSR banked for v8MPeter Maydell1-52/+169
2017-09-21nvic: Make ICSR banked for v8MPeter Maydell1-13/+32
2017-09-21target/arm: Handle banking in negative-execution-priority check in cpu_mmu_in...Peter Maydell1-0/+29
2017-09-21nvic: Handle v8M changes in nvic_exec_prio()Peter Maydell1-9/+42
2017-09-21nvic: Disable the non-secure HardFault if AIRCR.BFHFNMINS is clearPeter Maydell1-2/+10
2017-09-21nvic: Implement v8M changes to fixed priority exceptionsPeter Maydell1-3/+19
2017-09-21nvic: In escalation to HardFault, support HF not being priority -1Peter Maydell1-11/+12
2017-09-21nvic: Compare group priority for escalation to HFPeter Maydell1-1/+1
2017-09-21nvic: Make SHPR registers bankedPeter Maydell2-10/+88
2017-09-21nvic: Make set_pending and clear_pending take a secure parameterPeter Maydell2-18/+50
2017-09-21nvic: Handle banked exceptions in nvic_recompute_state()Peter Maydell2-5/+147
2017-09-21nvic: Implement NVIC_ITNS<n> registersPeter Maydell1-7/+67
2017-09-21nvic: Make ICSR.RETTOBASE handle banked exceptionsPeter Maydell1-1/+4
2017-09-21nvic: Implement AIRCR changes for v8MPeter Maydell1-11/+38
2017-09-21nvic: Add cached vectpending_prio statePeter Maydell2-11/+14
2017-09-21nvic: Add cached vectpending_is_s_banked statePeter Maydell1-0/+1
2017-09-21nvic: Add banked exception statesPeter Maydell1-1/+52
2017-09-15Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.11-20170915' int...Peter Maydell1-6/+6
2017-09-15xics: fix several error leaksGreg Kurz1-6/+6
2017-09-14nvic: Don't apply group priority mask to negative prioritiesPeter Maydell1-2/+9
2017-09-07target/arm: Make CFSR register banked for v8MPeter Maydell1-2/+13
2017-09-07target/arm: Make MMFAR banked for v8MPeter Maydell1-2/+2
2017-09-07target/arm: Make CCR register banked for v8MPeter Maydell1-6/+27
2017-09-07target/arm: Make MPU_CTRL register banked for v8MPeter Maydell1-4/+5
2017-09-07target/arm: Make MPU_RNR register banked for v8MPeter Maydell1-9/+9
2017-09-07target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make VTOR register banked for v8MPeter Maydell1-6/+7
2017-09-07nvic: Add NS alias SCS regionPeter Maydell1-1/+65
2017-09-07target/arm: Make FAULTMASK register banked for v8MPeter Maydell1-1/+8