summaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2017-09-23Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-1/+1
2017-09-21memory: Switch memory from using AddressSpace to FlatViewAlexey Kardashevskiy1-1/+1
2017-09-21nvic: Support banked exceptions in acknowledge and completePeter Maydell2-8/+22
2017-09-21nvic: Make SHCSR banked for v8MPeter Maydell1-52/+169
2017-09-21nvic: Make ICSR banked for v8MPeter Maydell1-13/+32
2017-09-21target/arm: Handle banking in negative-execution-priority check in cpu_mmu_in...Peter Maydell1-0/+29
2017-09-21nvic: Handle v8M changes in nvic_exec_prio()Peter Maydell1-9/+42
2017-09-21nvic: Disable the non-secure HardFault if AIRCR.BFHFNMINS is clearPeter Maydell1-2/+10
2017-09-21nvic: Implement v8M changes to fixed priority exceptionsPeter Maydell1-3/+19
2017-09-21nvic: In escalation to HardFault, support HF not being priority -1Peter Maydell1-11/+12
2017-09-21nvic: Compare group priority for escalation to HFPeter Maydell1-1/+1
2017-09-21nvic: Make SHPR registers bankedPeter Maydell2-10/+88
2017-09-21nvic: Make set_pending and clear_pending take a secure parameterPeter Maydell2-18/+50
2017-09-21nvic: Handle banked exceptions in nvic_recompute_state()Peter Maydell2-5/+147
2017-09-21nvic: Implement NVIC_ITNS<n> registersPeter Maydell1-7/+67
2017-09-21nvic: Make ICSR.RETTOBASE handle banked exceptionsPeter Maydell1-1/+4
2017-09-21nvic: Implement AIRCR changes for v8MPeter Maydell1-11/+38
2017-09-21nvic: Add cached vectpending_prio statePeter Maydell2-11/+14
2017-09-21nvic: Add cached vectpending_is_s_banked statePeter Maydell1-0/+1
2017-09-21nvic: Add banked exception statesPeter Maydell1-1/+52
2017-09-15Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.11-20170915' int...Peter Maydell1-6/+6
2017-09-15xics: fix several error leaksGreg Kurz1-6/+6
2017-09-14nvic: Don't apply group priority mask to negative prioritiesPeter Maydell1-2/+9
2017-09-07target/arm: Make CFSR register banked for v8MPeter Maydell1-2/+13
2017-09-07target/arm: Make MMFAR banked for v8MPeter Maydell1-2/+2
2017-09-07target/arm: Make CCR register banked for v8MPeter Maydell1-6/+27
2017-09-07target/arm: Make MPU_CTRL register banked for v8MPeter Maydell1-4/+5
2017-09-07target/arm: Make MPU_RNR register banked for v8MPeter Maydell1-9/+9
2017-09-07target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make VTOR register banked for v8MPeter Maydell1-6/+7
2017-09-07nvic: Add NS alias SCS regionPeter Maydell1-1/+65
2017-09-07target/arm: Make FAULTMASK register banked for v8MPeter Maydell1-1/+8
2017-09-07target/arm: Make PRIMASK register banked for v8MPeter Maydell1-1/+1
2017-09-07target/arm: Make BASEPRI register banked for v8MPeter Maydell1-2/+2
2017-09-07target/arm: Implement ARMv8M's PMSAv8 registersPeter Maydell1-8/+114
2017-09-07gicv3: Convert to DEFINE_PROP_LINKFam Zheng1-12/+7
2017-09-04arm_gicv3_kvm: Fix compile warningPranith Kumar1-1/+1
2017-09-04nvic: Implement "user accesses BusFault" SCS region behaviourPeter Maydell1-17/+41
2017-09-04armv7m_nvic.h: Move from include/hw/arm to include/hw/intcPeter Maydell1-1/+1
2017-09-04target/arm: Don't store M profile PRIMASK and FAULTMASK in daifPeter Maydell1-2/+2
2017-09-04hw/intc/armv7m_nvic.c: Remove out of date commentPeter Maydell1-4/+0
2017-08-30s390x/kvm: move KVM declarations and stubs to separate filesDavid Hildenbrand1-0/+1
2017-08-01trace-events: fix code style: print 0x before hex numbersVladimir Sementsov-Ogievskiy1-78/+78
2017-08-01trace-events: fix code style: %# -> 0x%Vladimir Sementsov-Ogievskiy1-10/+10
2017-07-31target/arm: Rename cp15.c6_rgnr to pmsav7.rnrPeter Maydell1-7/+7
2017-07-31docs: fix broken paths to docs/devel/tracing.txtPhilippe Mathieu-Daudé1-1/+1
2017-07-14s390x/flic: migrate ais statesYi Min Zhao2-0/+101
2017-07-14s390x/cpumodel: add zpci, aen and ais facilitiesYi Min Zhao2-4/+2
2017-07-14s390x/css: add missing css state conditionallyHalil Pasic1-0/+20