summaryrefslogtreecommitdiff
path: root/target-alpha/translate.c
AgeCommit message (Expand)AuthorFilesLines
2014-04-17target-alpha: Convert gen_fcmov to source/sinkRichard Henderson1-30/+14
2014-04-17target-alpha: Convert gen_bcond to source/sinkRichard Henderson1-18/+6
2014-04-17target-alpha: Convert most ieee insns to source/sinkRichard Henderson1-52/+17
2014-04-17target-alpha: Convert gen_ieee_input to source/sinkRichard Henderson1-19/+13
2014-04-17target-alpha: Convert MVIOP2 to source/sinkRichard Henderson1-19/+4
2014-04-17target-alpha: Convert ARITH3 to source/sinkRichard Henderson1-69/+39
2014-04-17target-alpha: Convert FARITH3 to source/sinkRichard Henderson1-53/+12
2014-04-17target-alpha: Convert FARITH2 to source/sinkRichard Henderson1-32/+11
2014-04-17target-alpha: Convert gen_zap/not to source/sinkRichard Henderson1-30/+11
2014-04-17target-alpha: Convert gen_ins_h/l to source/sinkRichard Henderson1-61/+50
2014-04-17target-alpha: Convert gen_ext_h/l to source/sinkRichard Henderson1-40/+26
2014-04-17target-alpha: Convert gen_msk_h/l to source/sinkRichard Henderson1-28/+19
2014-04-17target-alpha: Convert gen_cmov to source/sinkRichard Henderson1-44/+22
2014-04-17target-alpha: Convert ARITH3_EX to source/sinkRichard Henderson1-43/+6
2014-04-17target-alpha: Convert gen_cmp to source/sinkRichard Henderson1-35/+5
2014-04-17target-alpha: Convert gen_store_conditional to source/sinkRichard Henderson1-5/+1
2014-04-17target-alpha: Convert gen_load/store_mem to source/sinkRichard Henderson1-38/+29
2014-04-17target-alpha: Convert opcode 0x1F to source/sinkRichard Henderson1-20/+10
2014-04-17target-alpha: Convert opcode 0x1E to source/sinkRichard Henderson1-2/+4
2014-04-17target-alpha: Convert opcode 0x1C to source/sinkRichard Henderson1-54/+19
2014-04-17target-alpha: Convert opcode 0x1B to source/sinkRichard Henderson1-19/+13
2014-04-17target-alpha: Convert opcode 0x1A to source/sinkRichard Henderson1-5/+4
2014-04-17target-alpha: Convert opcode 0x18 to source/sinkRichard Henderson1-9/+9
2014-04-17target-alpha: Convert opcode 0x17 to source/sinkRichard Henderson1-21/+20
2014-04-17target-alpha: Convert opcode 0x14 to source/sinkRichard Henderson1-26/+18
2014-04-17target-alpha: Convert opcode 0x13 to source/sinkRichard Henderson1-39/+10
2014-04-17target-alpha: Convert opcode 0x12 to source/sinkRichard Henderson1-36/+27
2014-04-17target-alpha: Convert opcode 0x11 to source/sinkRichard Henderson1-89/+37
2014-04-17target-alpha: Introduce functions for source/sinkRichard Henderson1-233/+163
2014-04-17target-alpha: Introduce REQUIRE_REG_31Richard Henderson1-26/+44
2014-04-17target-alpha: Introduce REQUIRE_TB_FLAGRichard Henderson1-184/+133
2014-04-17target-alpha: fix the bracesPaolo Bonzini1-133/+180
2014-03-17target-alpha: fix subl and s8subl indentationPaolo Bonzini1-1/+2
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber1-2/+2
2014-02-11exec: Make stl_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+1
2014-02-11exec: Make stq_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+1
2014-02-11exec: Make ldq/ldub_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+1
2014-02-11exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+1
2013-10-26misc: New spelling fixes in commentsStefan Weil1-1/+1
2013-10-12target-alpha: Convert to new ldst opcodesRichard Henderson1-34/+15
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson1-4/+0
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson1-4/+4
2013-08-16target-alpha: Consider the superpage when threading and ending TBsRichard Henderson1-8/+29
2013-08-16target-alpha: Use goto_tb in call_palRichard Henderson1-0/+20
2013-08-16target-alpha: Implement call_pal without an exceptionRichard Henderson1-3/+22
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber1-1/+2
2013-07-23target-alpha: Copy implver to DisasContextRichard Henderson1-4/+7
2013-07-23target-alpha: Copy singlestep_enabled to DisasContextRichard Henderson1-3/+6
2013-07-18target-alpha: Move alarm to vm_clockRichard Henderson1-4/+8
2013-07-09target-alpha: Change gen_intermediate_code_internal() argument to AlphaCPUAndreas Färber1-4/+5
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-04 03:49:58 +0000