summaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)AuthorFilesLines
2016-02-18target-arm: Add PMUSERENR_EL0 registerAlistair Francis1-0/+6
2016-02-18target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registersAlistair Francis1-0/+12
2016-02-18target-arm: Add the pmceid0 and pmceid1 registersAlistair Francis1-0/+16
2016-02-18target-arm: Move bank_number() into internals.hPeter Maydell1-25/+0
2016-02-18target-arm: Move get/set_r13_banked() to op_helper.cPeter Maydell1-33/+0
2016-02-18target-arm: Report correct syndrome for FPEXC32_EL2 trapsPeter Maydell1-2/+2
2016-02-18target-arm: Implement MDCR_EL3.TDA and MDCR_EL2.TDA trapsPeter Maydell1-9/+30
2016-02-18target-arm: Implement MDCR_EL2.TDRA trapsPeter Maydell1-3/+24
2016-02-18target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA trapsPeter Maydell1-1/+22
2016-02-18target-arm: correct CNTFRQ access rightsPeter Maydell1-3/+26
2016-02-11target-arm: Implement NSACR trapping behaviourPeter Maydell1-4/+58
2016-02-11target-arm: Add isread parameter to CPAccessFnsPeter Maydell1-29/+52
2016-02-11target-arm: Use access_trap_aa32s_el1() for SCR and MVBARPeter Maydell1-2/+4
2016-02-11target-arm: Implement MDCR_EL3 and SDCRPeter Maydell1-0/+26
2016-02-03target-arm: Implement the S2 MMU inputsize > pamax checkEdgar E. Iglesias1-0/+8
2016-02-03target-arm: Rename check_s2_startlevel to check_s2_mmu_setupEdgar E. Iglesias1-6/+6
2016-02-03target-arm: Apply S2 MMU startlevel table size check to AArch64Edgar E. Iglesias1-8/+8
2016-02-03target-arm: Make various system registers visible to EL3Peter Maydell1-29/+29
2016-01-21target-arm: Implement FPEXC32_EL2 system registerPeter Maydell1-0/+16
2016-01-21target-arm: Fix wrong AArch64 entry offset for EL2/EL3 targetPeter Maydell1-1/+20
2016-01-21target-arm: Pull semihosting handling out to arm_cpu_do_interrupt()Peter Maydell1-39/+81
2016-01-21target-arm: Use a single entry point for AArch64 and AArch32 exceptionsPeter Maydell1-31/+44
2016-01-21target-arm: Move aarch64_cpu_do_interrupt() to helper.cPeter Maydell1-0/+100
2016-01-21target-arm: Support multiple address spaces in page table walksPeter Maydell1-2/+6
2016-01-21target-arm: Implement cpu_get_phys_page_attrs_debugPeter Maydell1-4/+5
2016-01-18target-arm: Clean up includesPeter Maydell1-0/+1
2016-01-15target-arm: Use the right MMU index in arm_regime_using_lpae_formatAlvise Rigo1-4/+8
2015-12-17target-arm: raise exception on misaligned LDREX operandsAndrew Baumann1-0/+8
2015-11-24target-arm: Don't mask out bits [47:40] in LPAE descriptors for v8Peter Maydell1-1/+11
2015-11-03target-arm: Add and use symbolic names for register banksSoren Brinkmann1-15/+22
2015-10-27target-arm: Add support for S1 + S2 MMU translationsEdgar E. Iglesias1-7/+31
2015-10-27target-arm: Add S2 translation to 32bit S1 PTWsEdgar E. Iglesias1-5/+17
2015-10-27target-arm: Add S2 translation to 64bit S1 PTWsEdgar E. Iglesias1-2/+48
2015-10-27target-arm: Add ARMMMUFaultInfoEdgar E. Iglesias1-12/+20
2015-10-27target-arm: Avoid inline for get_phys_addrEdgar E. Iglesias1-8/+8
2015-10-27target-arm: Add support for S2 page-table protection bitsEdgar E. Iglesias1-4/+37
2015-10-27target-arm: Add computation of starting level for S2 PTWEdgar E. Iglesias1-13/+101
2015-10-27target-arm: lpae: Rename granule_sz to strideEdgar E. Iglesias1-15/+15
2015-10-27target-arm: lpae: Replace tsz with computed inputsizeEdgar E. Iglesias1-11/+11
2015-10-27target-arm: Add support for AArch32 S2 negative t0szEdgar E. Iglesias1-1/+17
2015-10-27target-arm: lpae: Move declaration of t0sz and t1szEdgar E. Iglesias1-2/+3
2015-10-27target-arm: lpae: Make t0sz and t1sz signed integersEdgar E. Iglesias1-2/+2
2015-10-27target-arm: Add HPFAR_EL2Edgar E. Iglesias1-0/+12
2015-10-27target-arm: Add support for SPSR_(ABT|UND|IRQ|FIQ)Soren Brinkmann1-0/+16
2015-10-16target-arm: Add MDCR_EL2Sergey Fedorov1-0/+12
2015-10-16target-arm: Implement AArch64 OSLAR/OSLSR_EL1 sysregsDavorin Mista1-2/+23
2015-10-16target-arm: Avoid calling arm_el_is_aa64() function for unimplemented ELSergey Sorokin1-2/+13
2015-10-16target-arm: Break the TB after ISB to execute self-modified code correctlySergey Sorokin1-1/+5
2015-10-16target-arm: Add missing 'static' attributeStefan Weil1-1/+1
2015-09-25arm: clarify the use of muldiv64()Laurent Vivier1-6/+8
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-10 04:03:04 +0000