summaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)AuthorFilesLines
2014-03-17target-arm: A64: Implement FRINT*Peter Maydell1-3/+42
2014-03-17target-arm: A64: Implement SRIPeter Maydell1-8/+49
2014-03-17target-arm: A64: Add FRECPX (reciprocal exponent)Alex Bennée3-1/+130
2014-03-17target-arm: A64: List unsupported shift-imm opcodesPeter Maydell1-2/+11
2014-03-17target-arm: A64: Implement FCVTLPeter Maydell1-0/+47
2014-03-17target-arm: A64: Implement FCVTNPeter Maydell1-1/+23
2014-03-17target-arm: A64: Implement FCVT[NMAPZ][SU] SIMD instructionsPeter Maydell1-19/+169
2014-03-17target-arm: A64: Implement SHLL, SHLL2Peter Maydell1-1/+31
2014-03-17target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALPPeter Maydell3-1/+139
2014-03-17target-arm: A64: Saturating and narrowing shift opsAlex Bennée1-3/+178
2014-03-17target-arm: A64: Add remaining CLS/Z vector opsAlex Bennée3-1/+41
2014-03-17target-arm: A64: Add FSQRT to C3.6.17 (two misc)Alex Bennée1-1/+12
2014-03-17target-arm: A64: Add last AdvSIMD Integer to FP opsAlex Bennée1-9/+123
2014-03-17target-arm: A64: Fix bug in add_sub_ext handling of rnAlex Bennée1-2/+1
2014-03-17target-arm: A64: Implement PMULL instructionPeter Maydell5-2/+78
2014-03-17target-arm: Add ARM_CP_IO notation to PMCR reginfoPeter Maydell1-0/+1
2014-03-15misc: Fix typos in commentsStefan Weil1-1/+1
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2-11/+30
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber1-4/+10
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber2-11/+26
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber1-4/+4
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber1-5/+7
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber3-5/+5
2014-03-13cpu: Move opaque field from CPU_COMMON to CPUStateAndreas Färber1-4/+5
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2-20/+25
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber4-9/+16
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber1-13/+1
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2-6/+7
2014-03-13target-arm: Clean up ENV_GET_CPU() usageAndreas Färber1-5/+7
2014-03-10target-arm: Implement WFE as a yield operationPeter Maydell4-0/+18
2014-03-10target-arm: Fix intptr_t vs tcg_target_longRichard Henderson1-1/+1
2014-03-10target-arm: Implements the ARM PMCCNTR registerAlistair Francis2-4/+89
2014-03-10target-arm: Fix incorrect setting of E bit in CPSRPeter Maydell1-1/+1
2014-02-26target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton5-0/+100
2014-02-26target-arm: Add utility function for checking AA32/64 state of an ELPeter Maydell1-0/+16
2014-02-26target-arm: Implement AArch64 view of CPACRPeter Maydell2-2/+3
2014-02-26target-arm: A64: Implement MSR (immediate) instructionsPeter Maydell3-1/+51
2014-02-26target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell3-19/+30
2014-02-26target-arm: A64: Implement WFIPeter Maydell1-1/+4
2014-02-26target-arm: Get MMU index information correct for A64 codePeter Maydell2-4/+9
2014-02-26target-arm: Implement AArch64 OSLAR_EL1 sysreg as WIPeter Maydell1-0/+4
2014-02-26target-arm: Implement AArch64 dummy breakpoint and watchpoint registersPeter Maydell2-0/+36
2014-02-26target-arm: Implement AArch64 ID and feature registersPeter Maydell2-0/+55
2014-02-26target-arm: Implement AArch64 generic timersPeter Maydell2-14/+75
2014-02-26target-arm: Implement AArch64 MPIDRPeter Maydell1-2/+4
2014-02-26target-arm: Implement AArch64 TTBR*Peter Maydell2-63/+32
2014-02-26target-arm: Implement AArch64 VBAR_EL1Peter Maydell2-2/+9
2014-02-26target-arm: Implement AArch64 TCR_EL1Peter Maydell2-4/+17
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-29 00:56:57 +0000