summaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)AuthorFilesLines
2014-01-31target-arm: Add set_neon_rmode helperWill Newton2-0/+18
2014-01-31target-arm: Add support for AArch32 SIMD VRINTXWill Newton1-1/+10
2014-01-31target-arm: Add support for AArch32 FP VRINTXWill Newton1-0/+11
2014-01-31target-arm: Add support for AArch32 FP VRINTZWill Newton1-0/+16
2014-01-31target-arm: Add support for AArch32 FP VRINTRWill Newton1-0/+11
2014-01-31target-arm: Add AArch32 FP VRINTA, VRINTN, VRINTP and VRINTMWill Newton1-0/+54
2014-01-31target-arm: Move arm_rmode_to_sf to a shared location.Will Newton3-28/+30
2014-01-31ARM: Convert MIDR to a propertyAlistair Francis1-0/+1
2014-01-31target-arm: A64: Add SIMD scalar copy instructionsPeter Maydell1-1/+42
2014-01-31target-arm: A64: Add SIMD modified immediate groupAlex Bennée1-1/+119
2014-01-31target-arm: A64: Add SIMD copy operationsAlex Bennée1-1/+209
2014-01-31target-arm: A64: Add SIMD across-lanes instructionsMichael Matz1-1/+176
2014-01-31target-arm: A64: Add SIMD ZIP/UZP/TRNMichael Matz1-1/+75
2014-01-31target-arm: A64: Add SIMD TBL/TBLXMichael Matz3-1/+86
2014-01-31target-arm: A64: Add SIMD EXTPeter Maydell1-1/+78
2014-01-31target-arm: A64: Add decode skeleton for SIMD data processing insnsAlex Bennée1-1/+305
2014-01-31target-arm: A64: Add SIMD ld/st singlePeter Maydell1-2/+142
2014-01-31target-arm: A64: Add SIMD ld/st multipleAlex Bennée1-2/+248
2014-01-14Merge remote branch 'luiz/queue/qmp' into qmpqEdgar E. Iglesias1-5/+2
2014-01-14target-arm: Switch ARMCPUInfo arrays to use terminator entriesPeter Maydell2-12/+12
2014-01-12arm: fix compile on bigendian hostAlexey Kardashevskiy1-1/+1
2014-01-08target-arm: A64: Add support for FCVT between half, single and doublePeter Maydell3-1/+96
2014-01-08target-arm: A64: Add 1-source 32-to-32 and 64-to-64 FP instructionsPeter Maydell3-1/+191
2014-01-08target-arm: A64: Add floating-point<->integer conversion instructionsWill Newton1-3/+20
2014-01-08target-arm: A64: Add floating-point<->fixed-point instructionsAlexander Graf3-1/+200
2014-01-08target-arm: A64: Add extra VFP fixed point conversion helpersWill Newton2-1/+26
2014-01-08target-arm: Ignore most exceptions from scalbn when doing fixpoint conversionPeter Maydell1-0/+9
2014-01-08target-arm: Rename A32 VFP conversion helpersWill Newton3-24/+35
2014-01-08target-arm: Prepare VFP_CONV_FIX helpers for A64 usesWill Newton1-14/+14
2014-01-08target-arm: fix build with gcc 4.8.2Michael S. Tsirkin1-0/+6
2014-01-08target-arm: remove raw_read|write duplicationPeter Crosthwaite1-10/+2
2014-01-08target-arm: use c13_context field for CONTEXTIDRSergey Fedorov1-1/+1
2014-01-08target-arm: Give the FPSCR rounding modes namesAlexander Graf2-4/+13
2014-01-08target-arm: A64: Add support for floating point cond selectClaudio Fontana1-1/+44
2014-01-08target-arm: A64: Add support for floating point conditional compareClaudio Fontana1-1/+34
2014-01-08target-arm: A64: Add support for floating point compareClaudio Fontana3-1/+113
2014-01-08target-arm: A64: Add fmov (scalar, immediate) instructionAlexander Graf1-1/+31
2014-01-08target-arm: A64: Add "Floating-point data-processing (3 source)" insnsAlexander Graf1-1/+94
2014-01-08target-arm: A64: Add "Floating-point data-processing (2 source)" insnsAlexander Graf1-1/+181
2014-01-08target-arm: Use VFP_BINOP macro for min, max, minnum, maxnumPeter Maydell4-52/+20
2014-01-08target-arm: A64: Fix vector register access on bigendian hostsPeter Maydell1-34/+35
2014-01-08target-arm: A64: Add support for dumping AArch64 VFP register stateAlexander Graf1-0/+16
2014-01-08target-arm: A64: support for ld/st/cl exclusiveMichael Matz1-3/+153
2014-01-08target-arm: Widen exclusive-access support struct fields to 64 bitsPeter Maydell3-36/+49
2014-01-08target-arm: aarch64: add support for ld litAlexander Graf1-2/+45
2014-01-08target-arm: A64: add support for conditional compare insnsClaudio Fontana1-13/+60
2014-01-08target-arm: A64: add support for add/sub with carryClaudio Fontana1-2/+103
2014-01-07target-arm: Widen thread-local register state fields to 64 bitsPeter Maydell2-10/+30
2014-01-07target-arm: A64: Implement minimal set of EL0-visible sysregsPeter Maydell3-1/+115
2014-01-07target-arm: A64: Implement MRS/MSR/SYS/SYSLPeter Maydell1-30/+82
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-14 21:56:57 +0000