summaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)AuthorFilesLines
2013-03-22mmu-hash32: Cleanup BAT lookupDavid Gibson1-43/+39
2013-03-22mmu-hash32: Clean up BAT matching logicDavid Gibson2-48/+30
2013-03-22mmu-hash32: Split BAT size logic from permissions logicDavid Gibson1-31/+40
2013-03-22mmu-hash32: Remove odd pointer usage from BAT codeDavid Gibson1-23/+24
2013-03-22mmu-hash*: Fold pte_check*() logic into callerDavid Gibson2-53/+45
2013-03-22mmu-hash64: Clean up ppc_hash64_htab_lookup()David Gibson1-18/+16
2013-03-22mmu-hash*: Remove permission checking from find_pte{32, 64}()David Gibson2-52/+58
2013-03-22mmu-hash*: Make find_pte{32, 64} do more of the job of finding ptesDavid Gibson2-147/+92
2013-03-22mmu-hash*: Separate PTEG searching from permissions checkingDavid Gibson4-67/+77
2013-03-22mmu-hash*: Don't keep looking for PTEs after we find a matchDavid Gibson2-122/+60
2013-03-22mmu-hash*: Cleanup segment-level NX checkDavid Gibson2-83/+83
2013-03-22mmu-hash32: Split direct store segment handling into a helperDavid Gibson1-56/+61
2013-03-22mmu-hash32: Split out handling of direct store segmentsDavid Gibson1-78/+78
2013-03-22mmu-hash*: Combine ppc_hash{32, 64}_get_physical_address and get_segment{32, ...David Gibson2-51/+35
2013-03-22mmu-hash*: Remove eaddr field from mmu_ctx_hash{32, 64}David Gibson2-14/+10
2013-03-22mmu-hash64: Remove nx from mmu_ctx_hash64David Gibson1-8/+8
2013-03-22mmu-hash*: Reduce use of access_typeDavid Gibson2-87/+66
2013-03-22mmu-hash*: Add hash pte load/store helpersDavid Gibson4-28/+75
2013-03-22mmu-hash*: Add header file for definitionsDavid Gibson6-90/+171
2013-03-22target-ppc: mmu_ctx_t should not be a global typeDavid Gibson4-29/+50
2013-03-22target-ppc: Disentangle BAT code for 32-bit hash MMUsDavid Gibson3-38/+142
2013-03-22target-ppc: Don't share get_pteg_offset() between 32 and 64-bitDavid Gibson5-11/+10
2013-03-22target-ppc: Disentangle hash mmu helper functionsDavid Gibson4-16/+193
2013-03-22target-ppc: Disentangle hash mmu versions of cpu_get_phys_page_debug()David Gibson5-21/+48
2013-03-22target-ppc: Disentangle hash mmu paths for cpu_ppc_handle_mmu_faultDavid Gibson5-41/+231
2013-03-22target-ppc: Disentangle get_physical_address() pathsDavid Gibson6-46/+58
2013-03-22target-ppc: Rework get_physical_address()David Gibson1-46/+52
2013-03-22target-ppc: Disentangle get_segment()David Gibson5-111/+280
2013-03-22target-ppc: Disentangle find_pte()David Gibson6-122/+164
2013-03-22target-ppc: Disentangle pte_check()David Gibson7-56/+179
2013-03-22target-ppc: Move SLB handling into a mmu-hash64.cDavid Gibson5-199/+232
2013-03-22target-ppc: Remove address check for loggingDavid Gibson1-6/+4
2013-03-22target-ppc: Trivial cleanups in mmu_helper.cDavid Gibson2-11/+3
2013-03-22target-ppc: Remove vestigial PowerPC 620 supportDavid Gibson8-335/+8
2013-03-22PPC/GDB: handle read and write of fpscrFabien Chouteau3-1/+8
2013-03-22target-ppc: Remove CONFIG_PSERIES dependency in kvm.cDavid Gibson1-1/+1
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber4-4/+10
2013-03-12cpu: Pass CPUState to cpu_interrupt()Andreas Färber1-1/+1
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber5-21/+36
2013-03-08target-ppc: Move CPU aliases out of translate_init.cAndreas Färber3-198/+211
2013-03-08target-ppc: Report CPU aliases for QMPAndreas Färber1-0/+21
2013-03-08target-ppc: List alias names alongside CPU modelsAndreas Färber1-12/+11
2013-03-08target-ppc: Make host CPU a subclass of the host's CPU modelAndreas Färber2-50/+31
2013-03-08target-ppc: Fix PPC_DUMP_SPR_ACCESS buildAndreas Färber1-2/+2
2013-03-08target-ppc: Synchronize FPU state with KVMDavid Gibson1-0/+130
2013-03-08target-ppc: Add mechanism for synchronizing SPRs with KVMDavid Gibson3-57/+178
2013-03-08target-ppc: Change "POWER7" CPU aliasAndreas Färber1-1/+1
2013-03-08target-ppc: Fix remaining microcontroller typos among modelsAndreas Färber1-6/+6
2013-03-08target-ppc: Split model definitions out of translate_init.cAndreas Färber4-1905/+1955
2013-03-08target-ppc: Update Coding Style for CPU modelsAndreas Färber1-100/+100