summaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)AuthorFilesLines
2016-07-05ppc: simplify max_smt initialization in ppc_cpu_realizefn()Greg Kurz1-1/+1
2016-07-05ppc: Fix xsrdpi, xvrdpi and xvrspi roundingAnton Blanchard1-3/+3
2016-07-01target-ppc: gen_pause for instructions: yield, mdoio, mdoom, misoAaron Larson1-7/+8
2016-07-01ppc: Fix 64K pages support in full emulationBenjamin Herrenschmidt3-7/+57
2016-07-01ppc: Print HSRR0/HSRR1 in "info registers"Benjamin Herrenschmidt1-0/+7
2016-07-01ppc: LPCR is a HV resourceBenjamin Herrenschmidt1-4/+5
2016-07-01ppc: Initial HDEC supportBenjamin Herrenschmidt4-10/+54
2016-07-01ppc: Enforce setting MSR:EE,IR and DR when MSR:PR is setBenjamin Herrenschmidt1-0/+4
2016-07-01ppc: Fix conditions for delivering external interrupts to a guestBenjamin Herrenschmidt1-11/+8
2016-07-01ppc: Use a helper to filter writes to LPCRBenjamin Herrenschmidt3-19/+95
2016-07-01ppc: Update LPCR definitionsBenjamin Herrenschmidt1-3/+13
2016-07-01ppc: Add a bunch of hypervisor SPRs to Book3sBenjamin Herrenschmidt1-3/+116
2016-06-29Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-2/+0
2016-06-29target-*: Don't redefine cpu_exec()Peter Crosthwaite1-2/+0
2016-06-24softfloat: Implement run-time-configurable meaning of signaling NaN bitAleksandar Markovic1-59/+61
2016-06-23ppc: Disable huge page support if it is not available for main RAMThomas Huth1-1/+16
2016-06-23ppc: Add P7/P8 Power Management instructionsBenjamin Herrenschmidt6-3/+241
2016-06-23ppc: Move exception generation code out of lineBenjamin Herrenschmidt1-3/+3
2016-06-23ppc: Turn a bunch of booleans from int to boolBenjamin Herrenschmidt1-19/+18
2016-06-23ppc: Add real mode CI load/store instructions for P7 and P8Benjamin Herrenschmidt3-14/+55
2016-06-23ppc: Rework generation of priv and inval interruptsBenjamin Herrenschmidt2-399/+310
2016-06-23ppc: Fix generation if ISI/DSI vs. HV modeBenjamin Herrenschmidt1-19/+50
2016-06-23ppc: Fix POWER7 and POWER8 exception definitionsBenjamin Herrenschmidt2-7/+31
2016-06-23ppc: fix exception model for HV modeBenjamin Herrenschmidt1-89/+45
2016-06-23ppc: define a default LPCR valueBenjamin Herrenschmidt1-0/+14
2016-06-23ppc: Fix rfi/rfid/hrfi/... emulationBenjamin Herrenschmidt2-31/+24
2016-06-22ppc: Improve emulation of THRM registersBenjamin Herrenschmidt3-3/+54
2016-06-22target-ppc: Fix rlwimi, rlwinm, rlwnm againRichard Henderson1-3/+1
2016-06-22ppc64: disable gen_pause() for linux-user modeLaurent Vivier1-1/+3
2016-06-20trace: split out trace events for target-ppc/ directoryDaniel P. Berrange1-0/+5
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-17spapr: Abstract CPU core device and type specific core devicesBharata B Rao1-0/+28
2016-06-17target-ppc: Fix rlwimi, rlwinm, rlwnmRichard Henderson1-21/+52
2016-06-17target-ppc: Bug in BookE wait instructionJakub Horak1-1/+1
2016-06-16os-posix: include sys/mman.hPaolo Bonzini1-1/+0
2016-06-14ppc: Add PowerISA 2.07 compatibility modeThomas Huth1-0/+3
2016-06-14ppc: Improve PCR bit selection in ppc_set_compat()Thomas Huth2-4/+13
2016-06-14ppc: Provide function to get CPU class of the host CPUThomas Huth2-5/+21
2016-06-14ppc: Split pcr_mask settings into supported bits and the register maskThomas Huth3-3/+7
2016-06-07Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell1-2/+0
2016-06-07virtio: move bi-endian target support to a single locationGreg Kurz1-2/+0
2016-06-07ppc: Do not take exceptions on unknown SPRs in privileged modeBenjamin Herrenschmidt1-2/+9
2016-06-07ppc: Add missing slbfee. instruction on ppc64 BookS processorsBenjamin Herrenschmidt3-0/+57
2016-06-07ppc: Fix slbia decodeBenjamin Herrenschmidt1-1/+1
2016-06-07ppc: Fix mtmsr decodingBenjamin Herrenschmidt1-1/+1
2016-06-07ppc: POWER7 has lq/stq instructions and stq need to check ISABenjamin Herrenschmidt2-2/+5
2016-06-07ppc: POWER7 had ACOP and PID registersBenjamin Herrenschmidt1-0/+18
2016-06-07ppc: Batch TLB flushes on 32-bit 6xx/7xx/7xxx in hash modeBenjamin Herrenschmidt4-44/+31
2016-06-07ppc: Fix tlb invalidations on 6xx/7xx/7xxx 32-bit processorsBenjamin Herrenschmidt1-0/+8
2016-06-07ppc: Properly tag the translation cache based on MMU modeBenjamin Herrenschmidt1-1/+1
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-07 12:57:15 +0000