summaryrefslogtreecommitdiff
path: root/target-sparc/translate.c
AgeCommit message (Expand)AuthorFilesLines
2012-10-07target-sparc: Move taddcctv and tsubcctv out of lineRichard Henderson1-102/+6
2012-10-07target-sparc: Tidy TccRichard Henderson1-38/+53
2012-10-07target-sparc: Move sdivx and udivx out of lineRichard Henderson1-50/+2
2012-10-07target-sparc: Use movcond in gen_generic_branchRichard Henderson1-11/+7
2012-10-07target-sparc: Use DisasCompare and movcond in MOVRRichard Henderson1-17/+14
2012-10-07target-sparc: Use DisasCompare and movcond in MOVCCRichard Henderson1-24/+20
2012-10-07target-sparc: Use DisasCompare and movcond in FMOVR, FMOVCCRichard Henderson1-117/+86
2012-10-07target-sparc: Use DisasCompare in TccRichard Henderson1-9/+11
2012-10-07target-sparc: Introduce DisasCompare and functions to generate itRichard Henderson1-9/+83
2012-10-07target-sparc: Tidy gen_generic_branch interfaceRichard Henderson1-8/+7
2012-10-07target-sparc: Tidy save_npc interfaceRichard Henderson1-4/+4
2012-10-07target-sparc: Tidy gen_mov_pc_npc interfaceRichard Henderson1-6/+6
2012-10-07target-sparc: Tidy save_state interfaceRichard Henderson1-49/+49
2012-10-07target-sparc: Tidy gen_trap_ifnofpu interfaceRichard Henderson1-18/+28
2012-10-07target-sparc: Tidy flush_cond interfaceRichard Henderson1-5/+5
2012-10-07target-sparc: Tidy do_branch interfacesRichard Henderson1-20/+18
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+2
2012-05-12Implement address masking for SPARC v9 CPUsArtyom Tarasenko1-1/+24
2012-03-18Sparc: avoid AREG0 wrappers for memory access helpersBlue Swirl1-4/+6
2012-03-18Sparc: avoid AREG0 for memory access helpersBlue Swirl1-25/+27
2012-03-14target-sparc: Don't overuse CPUStateAndreas Färber1-40/+40
2011-11-19Improve "ta 0" shutdownFabien Chouteau1-8/+1
2011-10-26target-sparc: Implement FALIGNDATA inline.Richard Henderson1-6/+26
2011-10-26target-sparc: Implement BMASK/BSHUFFLE.Richard Henderson1-4/+10
2011-10-26target-sparc: Implement ALIGNADDR* inline.Richard Henderson1-2/+22
2011-10-26target-sparc: Implement EDGE* instructions.Richard Henderson1-2/+175
2011-10-26target-sparc: Implement fpack{16,32,fix}.Richard Henderson1-1/+29
2011-10-26target-sparc: Implement PDIST.Richard Henderson1-2/+19
2011-10-26target-sparc: Do exceptions management fully inside the helpers.Richard Henderson1-29/+0
2011-10-26target-sparc: Change fpr representation to doubles.Richard Henderson1-79/+71
2011-10-26target-sparc: Undo cpu_fpr rename.Richard Henderson1-28/+28
2011-10-26target-sparc: Extract float128 move to a function.Richard Henderson1-32/+18
2011-10-26target-sparc: Extract common code for floating-point operations.Richard Henderson1-454/+381
2011-10-26target-sparc: Make FPU/VIS helpers const when possible.Richard Henderson1-50/+33
2011-10-26target-sparc: Pass float64 parameters instead of dt0/1 temporaries.Richard Henderson1-229/+220
2011-10-26target-sparc: Add accessors for double-precision fpr access.Richard Henderson1-112/+130
2011-10-26target-sparc: Mark fprs dirty in store accessor.Richard Henderson1-46/+8
2011-10-26target-sparc: Add accessors for single-precision fpr access.Richard Henderson1-195/+337
2011-10-26Sparc: avoid AREG0 for division op helpersBlue Swirl1-4/+8
2011-10-26Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl1-3/+3
2011-10-26Sparc: avoid AREG0 for CWP and PSTATE helpersBlue Swirl1-17/+17
2011-10-25target-sparc: Fix order of function parametersStefan Weil1-4/+4
2011-10-23Sparc: avoid AREG0 for lazy condition code helpersBlue Swirl1-9/+9
2011-10-23Sparc: avoid AREG0 for float and VIS opsBlue Swirl1-133/+137
2011-10-23Sparc: avoid AREG0 for raise_exception and helper_debugBlue Swirl1-13/+13
2011-08-06Fix handling of conditional branches in delay slot of a conditional branchArtyom Tarasenko1-9/+21
2011-07-30SPARC64: implement %fprs dirty bitsTsuneo Saito1-0/+116
2011-07-30SPARC64: fix fnor* and fnand*Tsuneo Saito1-6/+8
2011-07-20SPARC64: add missing break on fmovdccTsuneo Saito1-0/+1
2011-07-20SPARC64: fix VIS1 SIMD signed compare instructionsTsuneo Saito1-16/+16
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-14 21:27:29 +0000