summaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2018-03-02target/arm: Define an IDAU interfacePeter Maydell4-3/+104
2018-03-02tricore: renamed masking of PIEDavid Brenken2-9/+10
2018-03-02tricore: renamed masking of IEDavid Brenken3-11/+13
2018-03-02tricore: added CORE_IDDavid Brenken2-0/+2
2018-03-02tricore: added some missing cpu instructionsDavid Brenken2-0/+30
2018-03-01Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20180301-v2' into sta...Peter Maydell13-90/+194
2018-03-01s390x/tcg: fix loading 31bit PSWs with the highest bit setDavid Hildenbrand1-0/+4
2018-03-01target/arm: Enable ARM_V8_FP16 feature bit for the AArch64 "any" CPUPeter Maydell1-0/+1
2018-03-01arm/translate-a64: add all single op FP16 to handle_fp_1src_halfAlex Bennée1-0/+71
2018-03-01arm/translate-a64: implement simd_scalar_three_reg_same_fp16Alex Bennée1-0/+99
2018-03-01arm/translate-a64: add all FP16 ops in simd_scalar_pairwiseAlex Bennée1-26/+54
2018-03-01arm/translate-a64: add FP16 FMOV to simd_mod_immAlex Bennée1-10/+25
2018-03-01arm/translate-a64: add FP16 FRSQRTE to simd_two_reg_misc_fp16Alex Bennée1-0/+7
2018-03-01arm/helper.c: re-factor rsqrte and add rsqrte_f16Alex Bennée2-118/+104
2018-03-01arm/translate-a64: add FP16 FSQRT to simd_two_reg_misc_fp16Alex Bennée3-0/+19
2018-03-01arm/translate-a64: add FP16 FRCPX to simd_two_reg_misc_fp16Alex Bennée3-0/+34
2018-03-01arm/translate-a64: add FP16 FRECPEAlex Bennée1-0/+8
2018-03-01arm/helper.c: re-factor recpe and add recepe_f16Alex Bennée2-97/+128
2018-03-01arm/translate-a64: add FP16 FNEG/FABS to simd_two_reg_misc_fp16Alex Bennée1-1/+15
2018-03-01arm/translate-a64: add FP16 SCVTF/UCVFT to simd_two_reg_misc_fp16Alex Bennée3-24/+104
2018-03-01arm/translate-a64: add FP16 FCMxx (zero) to simd_two_reg_misc_fp16Alex Bennée1-23/+57
2018-03-01arm/translate-a64: add FCVTxx to simd_two_reg_misc_fp16Alex Bennée3-1/+118
2018-03-01arm/translate-a64: add FP16 FPRINTx to simd_two_reg_misc_fp16Alex Bennée3-5/+142
2018-03-01arm/translate-a64: initial decode for simd_two_reg_misc_fp16Alex Bennée1-0/+40
2018-03-01arm/translate-a64: add FP16 x2 ops for simd_indexedAlex Bennée3-6/+76
2018-03-01arm/translate-a64: add FP16 FMULX/MLS/FMLA to simd_indexedAlex Bennée1-16/+66
2018-03-01arm/translate-a64: add FP16 pairwise ops simd_three_reg_same_fp16Alex Bennée1-75/+133
2018-03-01arm/translate-a64: add FP16 FR[ECP/SQRT]S to simd_three_reg_same_fp16Alex Bennée3-0/+42
2018-03-01arm/translate-a64: add FP16 FMULA/X/S to simd_three_reg_same_fp16Alex Bennée3-0/+41
2018-03-01arm/translate-a64: add FP16 F[A]C[EQ/GE/GT] to simd_three_reg_same_fp16Alex Bennée3-0/+69
2018-03-01arm/translate-a64: add FP16 FADD/FABD/FSUB/FMUL/FDIV to simd_three_reg_same_fp16Alex Bennée3-0/+36
2018-03-01arm/translate-a64: initial decode for simd_three_reg_same_fp16Alex Bennée1-0/+73
2018-03-01arm/translate-a64: handle_3same_64 comment fixAlex Bennée1-2/+1
2018-03-01arm/translate-a64: implement half-precision F(MIN|MAX)(V|NMV)Alex Bennée3-54/+110
2018-03-01target/arm/helper: pass explicit fpst to set_rmodeAlex Bennée4-22/+22
2018-03-01target/arm/cpu.h: add additional float_status flagsAlex Bennée3-36/+75
2018-03-01target/arm/cpu.h: update comment for half-precision valuesAlex Bennée1-0/+1
2018-03-01target/arm/cpu64: introduce ARM_V8_FP16 feature bitAlex Bennée1-0/+1
2018-02-26s390x: remove s390_get_memslot_countCornelia Huck5-24/+0
2018-02-26s390x/sclp: remove memory hotplug supportDavid Hildenbrand1-1/+0
2018-02-26s390x/cpumodel: document S390FeatDef.bit not applicableHalil Pasic1-2/+6
2018-02-26qmp: expose s390-specific CPU infoViktor Mihajlovski4-40/+37
2018-02-26s390x/tcg: add various alignment checksDavid Hildenbrand3-9/+75
2018-02-26s390x/tcg: fix disabling/enabling DATDavid Hildenbrand3-5/+14
2018-02-26s390x/cpu: expose the guest crash informationChristian Borntraeger4-9/+58
2018-02-22target/arm: Fix register definitions for VMIDR and VMPIDRPeter Maydell1-4/+4
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée43-26/+29
2018-02-19mem: add share parameter to memory-backend-ramMarcel Apfelbaum1-2/+2
2018-02-16target/ppc: convert to TranslatorOpsEmilio G. Cota1-162/+167
2018-02-16target/ppc: convert to DisasContextBaseEmilio G. Cota3-86/+91
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-24 15:47:55 +0000