summaryrefslogtreecommitdiff
path: root/tcg/README
AgeCommit message (Expand)AuthorFilesLines
2011-07-16tcg/README: Expand advice on number of TCG ops per target insnPeter Maydell1-1/+9
2011-01-20tcg: README, name deposit second argument len/LENEdgar E. Iglesias1-2/+2
2011-01-20tcg: Define "deposit" as an optional operation.Richard Henderson1-0/+14
2011-01-09tcg: fix typo in readmeMike Frysinger1-1/+1
2011-01-09tcg/README: Spelling fixesStefan Weil1-4/+4
2010-04-10tcg/README: improve description of bswap*Aurelien Jarno1-4/+4
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson1-3/+7
2010-03-26tcg: Allow target-specific implementation of EQV.Richard Henderson1-1/+1
2010-03-13tcg: update README with const and pure helpersAurelien Jarno1-4/+7
2010-02-06tcg: generic support for conditional setRichard Henderson1-0/+13
2010-02-06tcg: document double-word support opcodes.Richard Henderson1-0/+23
2009-03-28tcg/README: fix description of bswap32_i32/i64aurel321-1/+1
2009-03-13tcg: update README wrt recent bswap changesaurel321-6/+7
2009-01-03TCG: Fix documentation of qemu_ld/st opsaurel321-11/+11
2008-12-07Remove a few dyngen and dyngen related codeaurel321-17/+4
2008-11-04Mention output overlaps.pbrook1-0/+5
2008-11-03tcg-ops.h: add rotl/rotli and rotr/rotri TCG instructionsaurel321-1/+9
2008-10-21TCG: add logical operations found on alpha and powerpc processorsaurel321-0/+20
2008-09-21Add concat32_i64 and concat_tl_i64 opsblueswir11-0/+4
2008-09-21Add concat_i32_i64 op.pbrook1-0/+4
2008-05-25updatebellard1-62/+57
2008-05-19ARM host support for TCG targets.balrog1-1/+1
2008-05-11Add TCG native negation op.pbrook1-0/+4
2008-05-11Add zero extension (pseudo-)ops.pbrook1-1/+4
2008-03-12TCG README fixes (Stuart Brady)aurel321-4/+2
2008-02-04fixed sign extensions - added explicit side effect op flag - added discard in...bellard1-0/+5
2008-02-01typosbellard1-4/+4
2008-02-01TCG code generatorbellard1-0/+420