summaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2012-10-20exec: Allocate code_gen_prologue from code_gen_bufferRichard Henderson1-1/+1
2012-10-19Merge branch 'linux-user-for-upstream' of git://git.linaro.org/people/rikuvoi...Aurelien Jarno11-26/+0
2012-10-17tcg: Optimize mulu2Richard Henderson3-0/+47
2012-10-17tcg: Optimize half-dead add2/sub2Richard Henderson1-1/+33
2012-10-17tcg: Constant fold add2 and sub2Richard Henderson2-0/+44
2012-10-17tcg: Do constant folding on double-word comparisonsRichard Henderson1-21/+72
2012-10-17tcg: Split out subroutines from do_constant_folding_condRichard Henderson1-71/+81
2012-10-17tcg: Optimize double-word comparisons against zeroRichard Henderson1-0/+39
2012-10-17tcg: Use common code when failing to optimizeRichard Henderson1-59/+32
2012-10-17tcg: Swap commutative double-word comparisonsRichard Henderson1-0/+26
2012-10-17tcg: Canonicalize add2 operand orderingRichard Henderson1-0/+5
2012-10-17tcg: Split out swap_commutative as a subroutineRichard Henderson1-32/+24
2012-10-17tcg-ia64: Implement depositRichard Henderson2-2/+58
2012-10-17tcg/ia64: slightly optimize TLB access codeAurelien Jarno1-5/+17
2012-10-17tcg/ia64: remove suboptimal register shifting in qemu_ld/st opsAurelien Jarno1-39/+37
2012-10-17tcg/ia64: implement movcond_i32/64Aurelien Jarno2-2/+40
2012-10-17tcg/ia64: use stack for TCG tempsBlue Swirl1-3/+4
2012-10-17tcg/arm: Implement movcond_i32Peter Maydell2-1/+11
2012-10-17tcg/arm: Factor out code to emit immediate or reg-reg opPeter Maydell1-26/+20
2012-10-13tcg-sparc: Emit MOVR insns for setcond_i64 and movcond_64Richard Henderson1-5/+30
2012-10-13tcg-sparc: Emit BPr insns for brcond_i64Richard Henderson1-2/+47
2012-10-13tcg-sparc: Drop use of Bicc in favor of BPccRichard Henderson1-160/+145
2012-10-13tcg-sparc: Optimize setcond2 equality compare with 0.Richard Henderson1-3/+12
2012-10-13tcg-sparc: Use Z constraint for %g0Richard Henderson2-60/+66
2012-10-13tcg-sparc: Fix add2/sub2Richard Henderson1-8/+22
2012-10-13tcg-sparc: Fix setcondRichard Henderson1-14/+19
2012-10-13tcg-sparc: Fix qemu_st for 32-bitRichard Henderson1-3/+4
2012-10-13tcg-sparc: Fix setcond2Richard Henderson1-20/+18
2012-10-13tcg-sparc: Implement movcond.Richard Henderson2-9/+38
2012-10-13tcg-sparc: Fix brcond2Richard Henderson1-16/+7
2012-10-12tcg: Remove TCG_TARGET_HAS_GUEST_BASE definePeter Maydell11-26/+0
2012-10-07tcg: Remove redundant pointer from TCGContextStefan Weil2-3/+1
2012-10-06Merge branch 'trivial-patches' of git://github.com/stefanha/qemuAurelien Jarno1-12/+3
2012-10-06tcg: Add tcg_high_condRichard Henderson2-15/+19
2012-10-06tcg: Add TCG_COND_NEVER, TCG_COND_ALWAYSRichard Henderson11-41/+102
2012-10-06tcg: Add is_unsigned_condRichard Henderson2-1/+6
2012-10-06tcg: remove obsolete jmp opAurelien Jarno12-70/+1
2012-10-05tcg/arm: Use tcg_out_mov_reg rather than inline equivalent codePeter Maydell1-12/+3
2012-09-27tci: Fix for AREG0 free modeStefan Weil1-5/+5
2012-09-26tcg/i386: fix build with -march < i686Aurelien Jarno1-0/+2
2012-09-26tcg: Streamline movcond_i64 using movcond_i32Richard Henderson1-7/+15
2012-09-26tcg: Streamline movcond_i64 using 32-bit arithmeticRichard Henderson1-0/+20
2012-09-26tcg: Sanity check goto_tb inputRichard Henderson3-2/+14
2012-09-26tcg: Sanity check deposit inputsRichard Henderson1-0/+8
2012-09-26tcg: Add tcg_debug_assertRichard Henderson1-0/+9
2012-09-26tcg: Implement concat*_i64 with deposit_i64Richard Henderson1-30/+30
2012-09-26tcg: Emit XORI as NOT for appropriate constantsRichard Henderson1-4/+15
2012-09-26tcg: Optimize initial inputs for ori_i64Richard Henderson1-6/+13
2012-09-26tcg: Emit ANDI as EXTU for appropriate constantsRichard Henderson1-11/+56
2012-09-26tcg: Adjust descriptions of *cond opcodesRichard Henderson1-5/+5
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-19 18:41:26 +0000