From 5a15758874cfad886e637e015baa7888a0c60262 Mon Sep 17 00:00:00 2001 From: Peter Maydell Date: Tue, 17 Jan 2012 10:54:07 +0000 Subject: vexpress, realview: Add (dummy) L2 cache controller Instantiate the L2 cache controller on the ARM devboards which have one, since we have a dummy model of it now. Note that the only non-MP board with an L2x0 is the PB1176, which we don't model. Signed-off-by: Peter Maydell --- hw/vexpress.c | 1 + 1 file changed, 1 insertion(+) (limited to 'hw/vexpress.c') diff --git a/hw/vexpress.c b/hw/vexpress.c index 71115564e0..64fab4574c 100644 --- a/hw/vexpress.c +++ b/hw/vexpress.c @@ -182,6 +182,7 @@ static void vexpress_a9_init(ram_addr_t ram_size, /* 0x100ec000 TrustZone Address Space Controller */ /* 0x10200000 CoreSight debug APB */ /* 0x1e00a000 PL310 L2 Cache Controller */ + sysbus_create_varargs("l2x0", 0x1e00a000, NULL); /* CS0: NOR0 flash : 0x40000000 .. 0x44000000 */ /* CS4: NOR1 flash : 0x44000000 .. 0x48000000 */ -- cgit v1.2.1