summaryrefslogtreecommitdiff
path: root/hw/microblaze
diff options
context:
space:
mode:
authorVincenzo Maffione <v.maffione@gmail.com>2013-08-02 18:30:52 +0200
committerStefan Hajnoczi <stefanha@redhat.com>2013-09-06 17:25:52 +0200
commite9845f0985f088dd01790f4821026df0afba5795 (patch)
tree88eb3ec1f4c96fdf60da56cba771874a7cecd136 /hw/microblaze
parent067404be626d03656788adb7deff8072ca84299f (diff)
downloadqemu-e9845f0985f088dd01790f4821026df0afba5795.tar.gz
e1000: add interrupt mitigation support
This patch partially implements the e1000 interrupt mitigation mechanisms. Using a single QEMUTimer, it emulates the ITR register (which is the newer mitigation register, recommended by Intel) and approximately emulates RADV and TADV registers. TIDV and RDTR register functionalities are not emulated (RDTR is only used to validate RADV, according to the e1000 specs). RADV, TADV, TIDV and RDTR registers make up the older e1000 mitigation mechanism and would need a timer each to be completely emulated. However, a single timer has been used in order to reach a good compromise between emulation accuracy and simplicity/efficiency. The implemented mechanism can be enabled/disabled specifying the command line e1000-specific boolean parameter "mitigation", e.g. qemu-system-x86_64 -device e1000,mitigation=on,... ... For more information, see the Software developer's manual at http://download.intel.com/design/network/manuals/8254x_GBe_SDM.pdf. Interrupt mitigation boosts performance when the guest suffers from an high interrupt rate (i.e. receiving short UDP packets at high packet rate). For some numerical results see the following link http://info.iet.unipi.it/~luigi/papers/20130520-rizzo-vm.pdf Signed-off-by: Vincenzo Maffione <v.maffione@gmail.com> Reviewed-by: Andreas Färber <afaerber@suse.de> (for pc-* machines) Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
Diffstat (limited to 'hw/microblaze')
0 files changed, 0 insertions, 0 deletions