summaryrefslogtreecommitdiff
path: root/target/microblaze/translate.c
diff options
context:
space:
mode:
authorEdgar E. Iglesias <edgar.iglesias@xilinx.com>2017-06-20 13:13:26 +0200
committerEdgar E. Iglesias <edgar.iglesias@xilinx.com>2017-07-04 09:22:20 +0200
commit5683750909fb407261b5ad00fed4ad9460ab6845 (patch)
tree5bd8ed33539988cc54bfe2c48dde46de3120812b /target/microblaze/translate.c
parent9b9643181a2324f4ecefd39367fd83be2ba837d6 (diff)
downloadqemu-5683750909fb407261b5ad00fed4ad9460ab6845.tar.gz
target-microblaze: Introduce a use-msr-instr property
Introduce a use-msr-instr property making msr instructions optional. Reviewed-by: Alistair Francis <alistair.francis@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Diffstat (limited to 'target/microblaze/translate.c')
-rw-r--r--target/microblaze/translate.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c
index 36caa037ec..bb1bdfa583 100644
--- a/target/microblaze/translate.c
+++ b/target/microblaze/translate.c
@@ -443,7 +443,7 @@ static void dec_msr(DisasContext *dc)
LOG_DIS("msr%s r%d imm=%x\n", clr ? "clr" : "set",
dc->rd, dc->imm);
- if (!(dc->cpu->env.pvr.regs[2] & PVR2_USE_MSR_INSTR)) {
+ if (!dc->cpu->cfg.use_msr_instr) {
/* nop??? */
return;
}