diff options
| author | Max Filippov <jcmvbkbc@gmail.com> | 2016-11-11 22:40:18 -0800 |
|---|---|---|
| committer | Max Filippov <jcmvbkbc@gmail.com> | 2017-01-15 13:01:56 -0800 |
| commit | 9e03ade4411c81a7f7d974dcedf0390835ce4096 (patch) | |
| tree | 5ed7163044ac610d041277e20def7990e507b1b5 /target/xtensa/helper.h | |
| parent | 4b37aaa879d508494df14bdc49830cdf8aa77a57 (diff) | |
| download | qemu-9e03ade4411c81a7f7d974dcedf0390835ce4096.tar.gz | |
target/xtensa: implement MEMCTL SR
MEMCTL SR controls zero overhead loop buffer and number of ways enabled
in L1 caches.
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'target/xtensa/helper.h')
| -rw-r--r-- | target/xtensa/helper.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/target/xtensa/helper.h b/target/xtensa/helper.h index 427bdc7a3a..7e1474147b 100644 --- a/target/xtensa/helper.h +++ b/target/xtensa/helper.h @@ -23,6 +23,7 @@ DEF_HELPER_2(wsr_ccount, void, env, i32) DEF_HELPER_2(update_ccompare, void, env, i32) DEF_HELPER_1(check_interrupts, void, env) DEF_HELPER_3(check_atomctl, void, env, i32, i32) +DEF_HELPER_2(wsr_memctl, void, env, i32) DEF_HELPER_2(itlb_hit_test, void, env, i32) DEF_HELPER_2(wsr_rasid, void, env, i32) |