summaryrefslogtreecommitdiff
path: root/hw/intc/armv7m_nvic.c
AgeCommit message (Expand)AuthorFilesLines
2017-02-28armv7m: Split systick out from NVICPeter Maydell1-126/+34
2017-02-28armv7m: Make NVIC expose a memory region rather than mapping itselfPeter Maydell1-5/+2
2017-02-28armv7m: Move NVICState struct definition into headerPeter Maydell1-48/+1
2017-02-28armv7m: Allow SHCSR writes to change pending and active bitsPeter Maydell1-2/+11
2017-02-28armv7m: Check exception return consistencyPeter Maydell1-1/+11
2017-02-28armv7m: VECTCLRACTIVE and VECTRESET are UNPREDICTABLEMichael Davidsaver1-2/+6
2017-02-28armv7m: Remove unused armv7m_nvic_acknowledge_irq() return valuePeter Maydell1-3/+1
2017-02-28armv7m: Escalate exceptions to HardFault if necessaryMichael Davidsaver1-0/+53
2017-02-28armv7m: Fix condition check for taking exceptionsPeter Maydell1-0/+7
2017-02-28armv7m: Rewrite NVIC to not use any GIC codeMichael Davidsaver1-144/+594
2017-02-28armv7m: Implement reading and writing of PRIGROUPPeter Maydell1-6/+8
2017-02-28armv7m: Rename nvic_state to NVICStatePeter Maydell1-22/+22
2017-01-27armv7m: Honour CCR.USERSETMPENDMichael Davidsaver1-1/+4
2017-01-27armv7m: implement CCR, CFSR, HFSR, DFSR, BFAR, and MMFARMichael Davidsaver1-10/+32
2017-01-27armv7m_nvic: keep a pointer to the CPUMichael Davidsaver1-6/+5
2016-07-04armv7m_nvic: Use qemu_get_cpu(0) instead of current_cpuAndrey Smirnov1-4/+4
2016-05-19hw: explicitly include qemu/log.hPaolo Bonzini1-0/+1
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini1-0/+1
2016-03-22hw: explicitly include qemu-common.h and cpu.hPaolo Bonzini1-0/+1
2016-03-22include/qemu/osdep.h: Don't include qapi/error.hMarkus Armbruster1-0/+1
2016-01-29arm: Clean up includesPeter Maydell1-0/+1
2015-11-03armv7-m: Implement SYSRESETREQMichael Davidsaver1-1/+8
2015-09-08armv7m_nvic: Implement ICSR without using internal GIC statePeter Maydell1-7/+6
2015-05-12hw/intc/arm_gic: Change behavior of IAR writesFabian Aggeler1-1/+1
2015-05-12hw/intc/arm_gic: Change behavior of EOIR writesFabian Aggeler1-1/+1
2015-05-12hw/intc/arm_gic: Make ICCICR/GICC_CTLR bankedFabian Aggeler1-1/+1
2015-05-12hw/intc/arm_gic: Make ICDDCR/GICD_CTLR bankedFabian Aggeler1-1/+1
2015-05-12armv7m_nvic: systick: Reload the RELOAD value and count down only if ENABLE b...Adrian Huang1-0/+9
2015-01-26vmstate: accept QEMUTimer in VMSTATE_TIMER*, add VMSTATE_TIMER_PTR*Paolo Bonzini1-1/+1
2014-10-24arm_gic: remove unused parameter.KONRAD Frederic1-1/+1
2014-06-19armv7m_nvic: fix AIRCR implementationOran Avraham1-1/+4
2014-05-13savevm: Remove all the unneeded version_minimum_id_old (arm)Juan Quintela1-2/+1
2014-05-05arm: Clean up fragile use of error_is_set() in realize() methodsMarkus Armbruster1-2/+4
2014-05-01armv7m_nvic: fix CPUID Base RegisterRabin Vincent1-1/+1
2013-08-22aio / timers: Switch entire codebase to the new timer APIAlex Bligh1-8/+8
2013-07-09cpu: Replace cpu_single_env with CPUState current_cpuAndreas Färber1-3/+8
2013-07-04hw/i*: pass owner to memory_region_init* functionsPaolo Bonzini1-3/+4
2013-07-04memory: add owner argument to initialization functionsPaolo Bonzini1-3/+3
2013-04-15arm: fix location of some include filesPeter Maydell1-1/+1
2013-04-12Typo, spelling and grammatical fixesPeter Maydell1-1/+1
2013-04-08hw: move private headers to hw/ subdirectories.Paolo Bonzini1-1/+1
2013-04-08hw: move interrupt controllers to hw/intc/, configure with default-configs/Paolo Bonzini1-0/+553
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-01 09:54:37 +0000