summaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2018-02-16ppc4xx: Add device models found in PPC440 core SoCsBALATON Zoltan2-0/+1185
2018-02-16ppc/spapr-caps: Disallow setting workaround for spapr-cap-ibsSuraj Jitindar Singh1-2/+4
2018-02-16spapr: consolidate the VCPU id numbering logic in a single placeGreg Kurz1-7/+23
2018-02-16spapr: rename spapr_vcpu_id() to spapr_get_vcpu_id()Greg Kurz1-8/+8
2018-02-16spapr: move VCPU calculation to core machine codeGreg Kurz2-7/+21
2018-02-16spapr: use spapr->vsmt to compute VCPU idsGreg Kurz1-14/+10
2018-02-16ppc/spapr-caps: Change migration macro to take full spapr-cap nameSuraj Jitindar Singh1-15/+15
2018-02-16hw/char: remove legacy interface escc_init()Laurent Vivier4-160/+121
2018-02-16hw/ppc/spapr_hcall: set htab_shift after kvmppc_resize_hpt_commitDaniel Henrique Barboza1-1/+11
2018-02-16cuda: convert to trace-eventsMark Cave-Ayland2-33/+28
2018-02-16ppc: move CUDAState and other CUDA-related definitions into separate cuda.h fileMark Cave-Ayland3-77/+2
2018-02-16cuda: convert to use the shared mos6522 deviceMark Cave-Ayland2-489/+204
2018-02-15raspi: Raspberry Pi 3 supportPekka Enberg1-10/+21
2018-02-15bcm2836: Make CPU type configurablePekka Enberg2-8/+12
2018-02-15hw/intc/armv7m_nvic: Fix byte-to-interrupt number conversionsPeter Maydell1-4/+4
2018-02-15hw/intc/armv7m_nvic: Implement SCRPeter Maydell1-4/+8
2018-02-15hw/intc/armv7m_nvic: Implement cache ID registersPeter Maydell1-0/+16
2018-02-15hw/intc/armv7m_nvic: Implement v8M CPPWR registerPeter Maydell1-0/+14
2018-02-15hw/intc/armv7m_nvic: Implement M profile cache maintenance opsPeter Maydell1-0/+12
2018-02-15hw/intc/armv7m_nvic: Fix ICSR PENDNMISET/CLR handlingPeter Maydell1-3/+3
2018-02-15hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVICPeter Maydell1-14/+16
2018-02-15hw/arm/aspeed: simplify using the 'unimplemented device' for aspeed_soc.ioPhilippe Mathieu-Daudé1-29/+3
2018-02-15hw/arm/aspeed: directly map the serial device to the system address spacePhilippe Mathieu-Daudé1-1/+2
2018-02-13Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell24-185/+2481
2018-02-13Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell26-367/+281
2018-02-13virtio-balloon: include statistics of disk/file cachesTomáš Golembiovský1-0/+1
2018-02-13lpc: drop pcie host dependencyMichael S. Tsirkin1-1/+0
2018-02-13hw/pci-bridge: fix pcie root port's IO hints capabilityMarcel Apfelbaum1-5/+19
2018-02-13virtio-balloon: unref the memory region before continuingTiwei Bie1-0/+1
2018-02-13memory: hide memory_region_sync_dirty_bitmap behind DirtyBitmapSnapshotPaolo Bonzini7-13/+0
2018-02-13g364fb: switch to using DirtyBitmapSnapshotPaolo Bonzini1-4/+6
2018-02-13sdhci: add Spec v4.2 register definitionsPhilippe Mathieu-Daudé2-1/+24
2018-02-13hw/arm/xilinx_zynqmp: enable the UHS-I modePhilippe Mathieu-Daudé1-0/+1
2018-02-13hw/arm/xilinx_zynqmp: fix the capabilities/spec version to match the datasheetPhilippe Mathieu-Daudé1-11/+18
2018-02-13hw/arm/fsl-imx6: implement SDHCI Spec. v3Philippe Mathieu-Daudé1-0/+7
2018-02-13hw/arm/bcm2835_peripherals: change maximum block size to 1kBPhilippe Mathieu-Daudé1-1/+1
2018-02-13hw/arm/bcm2835_peripherals: implement SDHCI Spec v3Philippe Mathieu-Daudé1-8/+13
2018-02-13sdhci: implement CMD/DAT[] fields in the Present State registerPhilippe Mathieu-Daudé5-0/+58
2018-02-13sdhci: implement UHS-I voltage switchPhilippe Mathieu-Daudé4-1/+38
2018-02-13sdbus: add trace eventsPhilippe Mathieu-Daudé2-2/+17
2018-02-13sdhci: implement the Host Control 2 register (tuning sequence)Philippe Mathieu-Daudé2-3/+29
2018-02-13sdhci: rename the hostctl1 registerPhilippe Mathieu-Daudé1-21/+21
2018-02-13sdhci: add support for v3 capabilitiesPhilippe Mathieu-Daudé2-2/+65
2018-02-13hw/arm/xilinx_zynq: fix the capabilities register to match the datasheetPhilippe Mathieu-Daudé1-24/+29
2018-02-13hw/arm/exynos4210: add a comment about a very similar SDHCI (Spec. v2)Philippe Mathieu-Daudé1-0/+12
2018-02-13hw/arm/exynos4210: access the 64-bit capareg with qdev_prop_set_uint64()Philippe Mathieu-Daudé1-1/+1
2018-02-13sdhci: check Spec v2 capabilities (DMA and 64-bit bus)Philippe Mathieu-Daudé2-9/+19
2018-02-13sdhci: Fix 64-bit ADMA2Sai Pavan Boddu1-2/+2
2018-02-13sdhci: replace DMA magic value by BLOCK_SIZE_MASKPhilippe Mathieu-Daudé1-8/+10
2018-02-13sdhci: check the Spec v1 capabilities correctnessPhilippe Mathieu-Daudé3-2/+116
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-29 01:36:29 +0000