summaryrefslogtreecommitdiff
path: root/include/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2018-04-27heathrow: remove obsolete heathow_init() functionMark Cave-Ayland1-1/+1
2018-03-06heathrow: QOMify heathrow PICMark Cave-Ayland1-0/+49
2018-02-09Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2018-02-07-v4' in...Peter Maydell2-2/+0
2018-02-09i.MX: Add code to emulate GPCv2 IP blockAndrey Smirnov1-0/+22
2018-02-09Clean up includesMarkus Armbruster2-2/+0
2018-01-26xlnx-zynqmp-ipi: Initial version of the Xilinx IPI deviceAlistair Francis1-0/+57
2018-01-26xlnx-pmu-iomod-intc: Add the PMU Interrupt controllerAlistair Francis1-0/+58
2017-12-13nvic: Make systick bankedPeter Maydell1-1/+3
2017-09-21nvic: Implement NVIC_ITNS<n> registersPeter Maydell1-0/+3
2017-09-21nvic: Implement AIRCR changes for v8MPeter Maydell1-1/+2
2017-09-21nvic: Add cached vectpending_prio statePeter Maydell1-0/+2
2017-09-21nvic: Add cached vectpending_is_s_banked statePeter Maydell1-2/+9
2017-09-21nvic: Add banked exception statesPeter Maydell1-0/+14
2017-09-07nvic: Add NS alias SCS regionPeter Maydell1-0/+1
2017-09-04armv7m_nvic.h: Move from include/hw/arm to include/hw/intcPeter Maydell1-0/+62
2017-06-13hw/intc/arm_gicv3_its: Implement state save/restoreEric Auger1-0/+8
2017-02-28hw/intc/arm_gicv3_kvm: Add ICC_SRE_EL1 register to vmstateVijaya Kumar K1-0/+1
2017-01-20hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()Peter Maydell1-0/+1
2017-01-20hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell1-0/+18
2017-01-20hw/intc/arm_gic: Add external IRQ lines for VIRQ and VFIQPeter Maydell1-0/+2
2017-01-20hw/intc/arm_gicv3: Add external IRQ lines for VIRQ and VFIQPeter Maydell1-0/+2
2016-10-10Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-0/+33
2016-10-04hw/intc/arm_gicv3_its: Implement ITS base classPavel Fedin1-0/+78
2016-10-04intc: add an interface to gather statistics/informations on interrupt control...Hervé Poussineau1-0/+33
2016-07-14gic: provide defines for v2/v3 targetlist sizesAndrew Jones2-0/+6
2016-07-12Clean up ill-advised or unusual header guardsMarkus Armbruster1-3/+3
2016-07-12Clean up header guards that don't match their file nameMarkus Armbruster1-2/+2
2016-07-12hw/mips: implement Global Interrupt ControllerYongbok Kim1-0/+216
2016-06-17hw/intc/arm_gicv3: Implement functions to identify next pending irqPeter Maydell1-0/+18
2016-06-17hw/intc/arm_gicv3: ARM GICv3 device frameworkShlomo Pongratz1-0/+32
2016-06-17hw/intc/arm_gicv3: Move irq lines into GICv3CPUState structurePeter Maydell1-3/+2
2016-06-17hw/intc/arm_gicv3: Add state informationPavel Fedin1-3/+189
2016-03-16hw/intc: Add (new) ASPEED VIC device modelAndrew Jeffery1-0/+48
2016-02-03bcm2836_control: add bcm2836 ARM control logicAndrew Baumann1-0/+51
2016-02-03bcm2835_ic: add bcm2835 interrupt controllerAndrew Baumann1-0/+33
2015-10-27arm_gic_kvm: Disable live migration if not supportedPavel Fedin1-0/+1
2015-09-24hw/intc: Implement GIC-500 base classShlomo Pongratz1-0/+68
2015-09-08hw/intc/arm_gic_common: Configure IRQs as NS if doing direct NS kernel bootPeter Maydell1-0/+1
2015-09-08hw/intc/arm_gic: Drop running_irq and last_active arraysPeter Maydell1-10/+0
2015-09-08hw/intc/arm_gic: Fix handling of GICC_APR<n>, GICC_NSAPR<n> registersPeter Maydell1-0/+1
2015-08-13hw/arm/gic: Kill code duplicationPavel Fedin1-0/+3
2015-08-13i.MX: Split AVIC emulator in a header file and a source fileJean-Christophe Dubois1-0/+55
2015-05-12hw/intc/arm_gic: Make ICCICR/GICC_CTLR bankedFabian Aggeler1-1/+4
2015-05-12hw/intc/arm_gic: Make ICCBPR/GICC_BPR bankedFabian Aggeler1-3/+8
2015-05-12hw/intc/arm_gic: Make ICDDCR/GICD_CTLR bankedFabian Aggeler1-1/+4
2015-05-12hw/intc/arm_gic: Add Interrupt Group RegistersFabian Aggeler1-0/+1
2015-05-12hw/intc/arm_gic: Add Security Extensions propertyFabian Aggeler1-0/+1
2015-05-12hw/intc/arm_gic: Create outbound FIQ linesFabian Aggeler1-0/+1
2014-02-26arm: vgic device control api supportChristoffer Dall1-0/+1
2014-02-08arm_gic: Add GICC_APRn state to the GICStateChristoffer Dall1-0/+19