summaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)AuthorFilesLines
2013-03-12target-arm: Override do_interrupt for ARMv7-M profileAndreas Färber1-5/+5
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber1-4/+7
2013-03-12cpu: Pass CPUState to cpu_interrupt()Andreas Färber1-1/+1
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-1/+3
2013-03-05ARM: KVM: Add support for KVM on ARM architectureChristoffer Dall1-1/+1
2013-03-05target-arm: Drop CPUARMState* argument from bank_number()Peter Maydell1-7/+6
2013-02-23target-arm: Use mul[us]2 and add2 in umlal et alRichard Henderson1-5/+0
2013-02-16target-arm: Move TCG initialization to ARMCPU initfnAndreas Färber1-6/+0
2013-02-16target-arm: Update ARMCPU to QOM realizefnAndreas Färber1-4/+10
2013-01-30target-arm: Rename CPU typesAndreas Färber1-3/+8
2013-01-27target-arm: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber1-2/+4
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber1-1/+2
2013-01-11target-arm: Fix SWI (SVC) instruction in M profile.Alex_Rozenman@mentor.com1-1/+1
2012-12-23Merge branch 'master' of git://git.qemu.org/qemu into qom-cpuAndreas Färber1-4/+4
2012-12-19cpu: Introduce CPUListState structAndreas Färber1-7/+2
2012-12-19softmmu: move include files to include/sysemu/Paolo Bonzini1-1/+1
2012-12-19misc: move include files to include/qemu/Paolo Bonzini1-2/+2
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-1/+1
2012-10-24target-arm: Implement abs_i32 inline rather than as a helperPeter Maydell1-5/+0
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-14/+14
2012-09-15target-arm: final conversion to AREG0 free modeBlue Swirl1-4/+5
2012-09-10target-arm: Fix potential buffer overflowStefan Weil1-2/+2
2012-08-10target-arm: Fix typos in commentsPeter Maydell1-3/+3
2012-07-12target-arm: Add support for long format translation table walksPeter Maydell1-0/+182
2012-07-12target-arm: Implement TTBCR changes for LPAEPeter Maydell1-1/+14
2012-07-12target-arm: Implement long-descriptor PAR formatPeter Maydell1-10/+69
2012-07-12target-arm: Use target_phys_addr_t in get_phys_addr()Peter Maydell1-14/+15
2012-07-12target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAEPeter Maydell1-1/+76
2012-07-12target-arm: Add 64 bit variants of DBGDRAR and DBGDSAR for LPAEPeter Maydell1-0/+5
2012-07-12target-arm: Add AMAIR0, AMAIR1 LPAE cp15 registersPeter Maydell1-0/+16
2012-07-12target-arm: Implement privileged-execute-never (PXN)Peter Maydell1-12/+20
2012-07-12target-arm: Fix some copy-and-paste errors in cp register namesPeter Maydell1-3/+3
2012-07-12target-arm: Fix typo that meant TTBR1 accesses went to TTBR0Peter Maydell1-1/+1
2012-06-20target-arm: Remove remaining old cp15 infrastructurePeter Maydell1-39/+0
2012-06-20target-arm: Move block cache ops to new cp15 frameworkPeter Maydell1-0/+13
2012-06-20target-arm: Convert final ID registersPeter Maydell1-48/+68
2012-06-20target-arm: Convert MPIDRPeter Maydell1-22/+28
2012-06-20target-arm: Convert cp15 cache ID registersPeter Maydell1-28/+33
2012-06-20target-arm: Convert cp15 crn=0 crm={1,2} feature registersPeter Maydell1-8/+54
2012-06-20target-arm: Convert cp15 crn=1 registersPeter Maydell1-75/+54
2012-06-20target-arm: Convert cp15 crn=9 registersPeter Maydell1-79/+25
2012-06-20target-arm: Convert cp15 crn=6 registersPeter Maydell1-53/+35
2012-06-20target-arm: convert cp15 crn=7 registersPeter Maydell1-11/+52
2012-06-20target-arm: Convert cp15 VA-PA translation registersPeter Maydell1-43/+65
2012-06-20target-arm: Convert cp15 MMU TLB controlPeter Maydell1-20/+43
2012-06-20target-arm: Convert cp15 crn=15 registersPeter Maydell1-115/+87
2012-06-20target-arm: Convert cp15 crn=10 registersPeter Maydell1-6/+5
2012-06-20target-arm: Convert cp15 crn=13 registersPeter Maydell1-30/+31
2012-06-20target-arm: Convert cp15 crn=2 registersPeter Maydell1-55/+33
2012-06-20target-arm: Convert MMU fault status cp15 registersPeter Maydell1-81/+107
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-28 12:07:50 +0000