summaryrefslogtreecommitdiff
path: root/target-arm/translate.c
AgeCommit message (Expand)AuthorFilesLines
2013-04-19target-arm: Reinsert missing return statement in ARM mode SRS decodePeter Chubb1-0/+1
2013-03-05target-arm: Don't decode RFE or SRS on M profile coresPeter Maydell1-2/+3
2013-03-05target-arm: Factor out handling of SRS instructionPeter Maydell1-67/+69
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-02-25target-arm: Fix sbc_CC carryRichard Henderson1-24/+4
2013-02-25arm/translate.c: Fix adc_CC/sbc_CC implementationPeter Crosthwaite1-2/+2
2013-02-23target-arm: Implement sbc_cc inlineRichard Henderson1-8/+39
2013-02-23target-arm: Implement adc_cc inlineRichard Henderson1-5/+34
2013-02-23target-arm: Use add2 in gen_add_CCRichard Henderson1-4/+3
2013-02-23target-arm: Use mul[us]2 and add2 in umlal et alRichard Henderson1-12/+14
2013-02-23target-arm: Use mul[us]2 in gen_mul[us]_i64_i32Richard Henderson1-16/+22
2013-01-30target-arm: Fix TCG temp leaks for WI and UNDEF VFP sysreg writesPeter Maydell1-1/+4
2012-12-19misc: move include files to include/qemu/Paolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-1/+1
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-3/+3
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-4/+4
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-10-24target-arm: Implement abs_i32 inline rather than as a helperPeter Maydell1-2/+9
2012-10-24target-arm: Use TCG operation for Neon 64 bit negationPeter Maydell1-1/+3
2012-10-17target-arm/translate: Fix RRX operandsPeter Crosthwaite1-1/+1
2012-10-05target-arm: use deposit instead of hardcoded versionAurelien Jarno1-14/+6
2012-10-05target-arm: convert sar, shl and shr helpers to TCGAurelien Jarno1-6/+43
2012-10-05target-arm: convert add_cc and sub_cc helpers to TCGAurelien Jarno1-18/+48
2012-10-05target-arm: use globals for CC flagsAurelien Jarno1-81/+46
2012-10-05target-arm: Reinstate display of VFP registers in cpu_dump_statePeter Maydell1-26/+16
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-09-15target-arm: final conversion to AREG0 free modeBlue Swirl1-3/+3
2012-09-15target-arm: convert remaining helpersBlue Swirl1-67/+67
2012-09-15target-arm: convert void helpersBlue Swirl1-4/+4
2012-08-10target-arm: Fix typos in commentsPeter Maydell1-5/+5
2012-08-10arm: translate: comment typo - s/middel/middle/Peter A. G. Crosthwaite1-1/+1
2012-07-12target-arm: Fix TCG temp handling in 64 bit cp writesPeter Maydell1-0/+2
2012-07-12target-arm: Fix CP15 based WFIPaul Brook1-1/+1
2012-06-20target-arm: Remove remaining old cp15 infrastructurePeter Maydell1-58/+1
2012-06-20target-arm: Move block cache ops to new cp15 frameworkPeter Maydell1-6/+1
2012-06-20target-arm: Convert performance monitor registersPeter Maydell1-25/+1
2012-06-20target-arm: Convert TLS registersPeter Maydell1-58/+0
2012-06-20target-arm: Convert WFI/barriers special cases to cp_reginfoPeter Maydell1-51/+0
2012-06-20target-arm: Convert TEECR, TEEHBR to new schemePeter Maydell1-66/+0
2012-06-20target-arm: Convert debug registers to cp_reginfoPeter Maydell1-28/+0
2012-06-20target-arm: Remove old cpu_arm_set_cp_io infrastructurePeter Maydell1-40/+1
2012-06-20target-arm: initial coprocessor register frameworkPeter Maydell1-1/+155
2012-04-27target-arm: Make SETEND respect bswap_code (BE8) settingPeter Maydell1-4/+4
2012-04-06Userspace ARM BE8 supportPaul Brook1-4/+7
2012-03-30ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.Andrew Towers1-1/+1
2012-03-15target-arm: Decode SETEND correctly in ThumbPeter Maydell1-23/+40
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-14 05:16:36 +0000