summaryrefslogtreecommitdiff
path: root/target-mips/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2014-11-07mips: Add macros for CP0.Config3 and CP0.Config4 bitsMaciej W. Rozycki1-0/+13
2014-11-03target-mips: remove duplicated mips/ieee mapping functionYongbok Kim1-0/+4
2014-11-03target-mips: add MSA defines and data structureYongbok Kim1-2/+50
2014-11-03target-mips: CP0_Status.CU0 no longer allows the user to access CP0Leon Alrae1-1/+2
2014-11-03target-mips: implement forbidden slotLeon Alrae1-1/+2
2014-11-03target-mips: add Config5.SBRILeon Alrae1-2/+9
2014-11-03target-mips: update cpu_save/cpu_load to support new registersLeon Alrae1-1/+1
2014-11-03target-mips: add BadInstr and BadInstrP supportLeon Alrae1-0/+6
2014-11-03target-mips: add TLBINV supportLeon Alrae1-0/+7
2014-11-03target-mips: add new Read-Inhibit and Execute-Inhibit exceptionsLeon Alrae1-1/+4
2014-11-03target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}Leon Alrae1-0/+4
2014-11-03target-mips: add RI and XI fields to TLB entryLeon Alrae1-0/+11
2014-11-03target-mips: add KScratch registersLeon Alrae1-0/+3
2014-10-14target-mips: fix broken MIPS16 and microMIPSYongbok Kim1-6/+7
2014-10-13target-mips: Status.UX/SX/KX enable 32-bit address wrappingLeon Alrae1-4/+14
2014-06-18target-mips: implement UserLocal RegisterPetar Jovanovic1-4/+7
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini1-0/+1
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell1-1/+1
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber1-0/+1
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-3/+2
2014-03-13cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber1-28/+0
2014-02-10target-mips: add support for CP0_Config5Petar Jovanovic1-0/+10
2014-02-10target-mips: add support for CP0_Config4Petar Jovanovic1-0/+3
2013-12-02misc: Replace 'struct QEMUTimer' by 'QEMUTimer'Stefan Weil1-1/+1
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber1-7/+0
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell1-13/+0
2013-06-28cpu: Turn cpu_unassigned_access() into a CPUState hookAndreas Färber1-2/+3
2013-05-20linux-user: Save the correct resume address for MIPS signal handlingKwok Cheung Yeung1-0/+1
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber1-1/+0
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-2/+2
2013-03-05mips-linux-user: Save and restore fpu and dsp from sigcontextRichard Henderson1-0/+3
2013-02-16target-mips: Move TCG initialization to MIPSCPU initfnAndreas Färber1-0/+1
2013-01-08target-mips: Allow DSP access to be disabled once enabled.Eric Johnson1-1/+1
2012-12-19fpu: move public header file to include/fpuPaolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-3/+3
2012-11-01Merge remote-tracking branch 'afaerber/qom-cpu' into stagingAnthony Liguori1-5/+6
2012-10-31target-mips: Add ASE DSP resources access checkJia Liu1-2/+21
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber1-5/+6
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity1-6/+6
2012-09-15target-mips: switch to AREG0 free modeBlue Swirl1-8/+8
2012-09-08MIPS/user: Fix reset CPU state initializationMaciej W. Rozycki1-0/+49
2012-06-04Kill off cpu_state_reset()Andreas Färber1-0/+3
2012-06-04target-mips: Let cpu_mips_init() return MIPSCPUAndreas Färber1-2/+10
2012-05-12target-mips: Remove commented-out function declarationAndreas Färber1-1/+0
2012-05-01Merge branch 'qom-cpu-rest.v1' of git://github.com/afaerber/qemu-cpuBlue Swirl1-0/+2
2012-04-30target-mips: QOM'ify CPUAndreas Färber1-0/+2
2012-04-28target-mips: Move definition of uint_fast{8, 16}_t to osdep.hAndreas Färber1-7/+0
2012-04-07Replace Qemu by QEMU in commentsStefan Weil1-1/+1
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber1-1/+1
2012-03-14target-mips: Don't overuse CPUStateAndreas Färber1-20/+20
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-19 19:50:53 +0000