summaryrefslogtreecommitdiff
path: root/target-ppc/op.c
AgeCommit message (Expand)AuthorFilesLines
2008-12-07target-ppc: convert SPR accesses to TCGaurel321-320/+0
2008-12-06target-ppc: convert SLB/TLB instructions to TCGaurel321-150/+0
2008-12-06target-ppc: convert dcr load/store to TCGaurel321-12/+0
2008-12-06target-ppc: convert msr load/store to TCGaurel321-43/+0
2008-12-06target-ppc: convert POWER bridge instructions to TCGaurel321-112/+0
2008-12-05target-ppc: convert POWER shift instructions to TCGaurel321-127/+0
2008-11-30target-ppc: convert PPC 440 instructions to TCGaurel321-17/+0
2008-11-30target-ppc: convert return from interrupt instructions to TCGaurel321-53/+0
2008-11-30target-ppc: convert external load/store instructions to TCGaurel321-16/+0
2008-11-30target-ppc: convert dcbz instruction to TCGaurel321-17/+0
2008-11-30target-ppc: convert wait instruction to TCGaurel321-6/+0
2008-11-30target-ppc: convert mfrom instruction to TCGaurel321-9/+0
2008-11-30target-ppc: remove dead code from op.caurel321-6/+0
2008-11-30target-ppc: convert software TLB instructions to TCGaurel321-28/+0
2008-11-27target-ppc: convert SPE load/store to TCGaurel321-32/+0
2008-11-24target-ppc: convert trap instructions to TCGaurel321-15/+0
2008-11-23target-ppc: convert SPE FP ops to TCGaurel321-464/+0
2008-11-22target-ppc: convert exceptions generation to TCGaurel321-11/+0
2008-11-19target-ppc: convert fp ops to TCGaurel321-280/+0
2008-11-10target-ppc: convert most SPE integer instructions to TCGaurel321-162/+0
2008-11-01target-ppc: convert 405 MAC instructions to TCGaurel321-95/+0
2008-11-01target-ppc: convert arithmetic functions to TCGaurel321-398/+0
2008-10-27target-ppc: convert rotation instructions to TCGaurel321-56/+0
2008-10-21target-ppc: convert branch related instructions to TCGaurel321-160/+0
2008-10-21target-ppc: convert logical instructions to TCGaurel321-248/+0
2008-10-21target-ppc: convert crf related instructions to TCGaurel321-179/+0
2008-10-21target-ppc: Convert XER accesses to TCGaurel321-75/+39
2008-10-15PPC: convert SPE logical instructions to TCGaurel321-48/+0
2008-10-14PPC: convert effective address computation to TCGaurel321-6/+0
2008-10-01target-ppc: fix computation of XER.{CA, OV} in addme, subfmeaurel321-8/+0
2008-10-01target-ppc: fix mullw/mullwoaurel321-0/+4
2008-09-14ppc: Convert op_andi to TCGaurel321-27/+0
2008-09-14ppc: Convert ctr, lr moves to TCGaurel321-24/+0
2008-09-05ppc: Convert op_subf to TCGaurel321-7/+0
2008-09-05ppc: Convert op_add, op_addi to TCGaurel321-13/+0
2008-09-04ppc: replace op_set_FT0 with tcg_gen_movi_i64aurel321-10/+0
2008-09-04ppc: Convert nip moves to TCGaurel321-30/+0
2008-09-04ppc: Convert CRF moves to TCGaurel321-36/+0
2008-09-04ppc: Convert FPR moves to TCGaurel321-72/+0
2008-09-02[ppc] Convert op_moven_T2_T0 to TCGaurel321-7/+0
2008-09-02[ppc] Convert op_reset_T0, op_set_{T0, T1} to TCGaurel321-42/+0
2008-09-02[ppc] Convert op_move_{T1,T2}_T0 to TCGaurel321-12/+0
2008-08-24Revert commits 5082 and 5083aurel321-0/+87
2008-08-24PPC: Switch a few instructions to TCGaurel321-87/+0
2008-04-07Revert revisions r4168 and r4169. That's work in progress, not ready for trun...aurel321-7/+7
2008-04-07Always enable precise emulation when softfloat is usedaurel321-7/+7
2008-03-13Use float32/64 instead of float/doubleaurel321-58/+27
2008-02-01use the TCG code generatorbellard1-15/+0
2007-11-16Always make PowerPC hypervisor mode memory accesses and instructionsj_mayer1-4/+0
2007-11-12Allow use of SPE extension by all PowerPC targets,j_mayer1-2/+0
generated by cgit v1.2.1 (git 2.18.0) at 2024-07-06 07:54:59 +0000