index
:
peter/qemu
bdrv-getlength-conversion
block
block-dmg
block-dmg-2.2
block-dmg-2.3
block-dmg-2.3-v2
doc-updates
gdbstub-fixes
gtk-toggle-menubar
gtk-updates
logitech-unifying
logitech-unifying-2.2
master
serial-baud
slirp-fixes
usbdump-usbhid
QEMU hacking for Peter
Peter Wu
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
translate
Age
Commit message (
Expand
)
Author
Files
Lines
2016-10-14
target-ppc: implement vexts[bh]2w and vexts[bhw]2d
Nikunj A Dadhania
2
-0
/
+10
2016-10-05
target-ppc: fix vmx instruction type/type2
Nikunj A Dadhania
2
-24
/
+24
2016-10-05
target-ppc: Implement mtvsrws instruction
Ravi Bangoria
2
-0
/
+20
2016-10-05
target-ppc: add vclzlsbb/vctzlsbb instructions
Rajalakshmi Srinivasaraghavan
2
-0
/
+16
2016-10-05
target-ppc: add vector compare not equal instructions
Rajalakshmi Srinivasaraghavan
2
-4
/
+13
2016-10-05
target-ppc: add stxvb16x instruction
Nikunj A Dadhania
2
-0
/
+20
2016-10-05
target-ppc: add lxvb16x instruction
Nikunj A Dadhania
2
-0
/
+20
2016-10-05
target-ppc: add stxvh8x instruction
Nikunj A Dadhania
2
-0
/
+32
2016-10-05
target-ppc: add lxvh8x instruction
Nikunj A Dadhania
2
-0
/
+50
2016-10-05
target-ppc: improve stxvw4x implementation
Nikunj A Dadhania
1
-14
/
+19
2016-10-05
target-ppc: improve lxvw4x implementation
Nikunj A Dadhania
1
-14
/
+18
2016-10-05
target-ppc: Implement mtvsrdd instruction
Ravi Bangoria
2
-0
/
+24
2016-10-05
target-ppc: Implement mfvsrld instruction
Ravi Bangoria
2
-0
/
+18
2016-09-23
target-ppc: add stxsi[bh]x instruction
Nikunj A Dadhania
2
-0
/
+5
2016-09-23
target-ppc: add lxsi[bw]zx instruction
Nikunj A Dadhania
2
-0
/
+4
2016-09-23
target-ppc: add xxspltib instruction
Nikunj A Dadhania
2
-0
/
+25
2016-09-23
target-ppc: convert st64 to use new macro
Nikunj A Dadhania
5
-32
/
+32
2016-09-23
target-ppc: convert ld64 to use new macro
Nikunj A Dadhania
4
-32
/
+32
2016-09-23
target-ppc: add vector permute right indexed instruction
Rajalakshmi Srinivasaraghavan
2
-0
/
+19
2016-09-23
target-ppc: add vector bit permute doubleword instruction
Rajalakshmi Srinivasaraghavan
2
-0
/
+2
2016-09-23
target-ppc: add vector count trailing zeros instructions
Rajalakshmi Srinivasaraghavan
2
-0
/
+27
2016-09-23
target-ppc: add vector extract instructions
Rajalakshmi Srinivasaraghavan
2
-3
/
+17
2016-09-23
target-ppc: add vector insert instructions
Rajalakshmi Srinivasaraghavan
2
-5
/
+45
2016-09-07
ppc: Rename #include'd .c files to .inc.c
Benjamin Herrenschmidt
10
-0
/
+0
2016-09-07
target-ppc: add vsrv instruction
Vivek Andrew Sha
2
-0
/
+2
2016-09-07
target-ppc: add vslv instruction
Vivek Andrew Sha
2
-0
/
+5
2016-09-07
target-ppc: add vcmpnez[b,h,w][.] instructions
Swapnil Bokade
2
-0
/
+12
2016-09-07
target-ppc: add vabsdu[b,h,w] instructions
Sandipan Das
2
-3
/
+12
2016-09-07
target-ppc: add dtstsfi[q] instructions
Sandipan Das
2
-0
/
+34
2016-09-07
ppc: Don't update the NIP in floating point generated code
Benjamin Herrenschmidt
2
-34
/
+0
2016-09-07
ppc: Move VSX ops out of translate.c
Benjamin Herrenschmidt
2
-0
/
+991
2016-09-07
ppc: Move VMX ops out of translate.c
Benjamin Herrenschmidt
2
-0
/
+1074
2016-09-07
ppc: Move DFP ops out of translate.c
Benjamin Herrenschmidt
2
-0
/
+363
2016-09-07
ppc: Move embedded spe ops out of translate.c
Benjamin Herrenschmidt
2
-0
/
+1334
2016-09-07
ppc: Move classic fp ops out of translate.c
Benjamin Herrenschmidt
2
-0
/
+1209