summaryrefslogtreecommitdiff
path: root/target-ppc/translate_init.c
AgeCommit message (Expand)AuthorFilesLines
2012-08-15win32: provide separate macros for weak decls and definitionsAnthony Liguori1-2/+2
2012-08-13target-ppc: add implementation of query-cpu-definitions (v2)Anthony Liguori1-0/+26
2012-06-24target-ppc: Fix 2nd parameter for tcg_gen_shri_tlStefan Weil1-1/+1
2012-06-24PPC: BookE: Support 32 and 64 bit wide MAS2Alexander Graf1-1/+18
2012-06-24PPC: Extract SPR dump generation into its own functionAlexander Graf1-12/+18
2012-06-24PPC: Add e5500 CPU targetAlexander Graf1-3/+93
2012-06-24PPC: BookE: Make ivpr selectable by CPU typeAlexander Graf1-4/+5
2012-06-24ppc64: Rudimentary Support for extra page sizes on server CPUsBenjamin Herrenschmidt1-0/+21
2012-06-24ppc: Avoid AREG0 for misc helpersBlue Swirl1-6/+6
2012-06-24ppc: Avoid AREG0 for timebase helpersBlue Swirl1-19/+19
2012-06-24ppc: Avoid AREG0 for MMU etc. helpersBlue Swirl1-12/+12
2012-05-01PPC: Fix up e500 cache size settingAlexander Graf1-12/+14
2012-04-15target-ppc: Init dcache and icache size for e500 user modeMeador Inge1-1/+4
2012-04-15target-ppc: Fix type casts for w64 (uintptr_t)Stefan Weil1-3/+3
2012-04-15target-ppc: QOM'ify CPU resetAndreas Färber1-1/+45
2012-04-15target-ppc: Start QOM'ifying CPU initAndreas Färber1-0/+9
2012-04-15target-ppc: QOM'ify CPUAndreas Färber1-0/+37
2012-04-15target-ppc: Add hooks for handling tcg and kvm limitationsDavid Gibson1-16/+35
2012-04-07Replace Qemu by QEMU in commentsStefan Weil1-12/+12
2012-03-15ppc: Correctly define POWERPC_INSNS2_DEFAULTMeador Inge1-2/+2
2012-03-15PPC: Add PIR register to POWER7 CPUNathan Whitehorn1-0/+5
2012-03-15PPC64: Add support for ldbrx and stdbrx instructionsThomas Huth1-1/+1
2012-03-14target-ppc: Don't overuse CPUStateAndreas Färber1-21/+21
2012-02-02PPC: E500: Populate L1CFG0 SPRAlexander Graf1-1/+4
2012-02-02PPC: e500mc: Enable processor controlAlexander Graf1-1/+1
2012-02-02PPC: e500: msync is 440 only, e500 has real syncAlexander Graf1-3/+3
2012-02-02PPC: e500mc: add missing IVORs to bitmapAlexander Graf1-1/+5
2012-02-02PPC: Add IVOR 38-42Alexander Graf1-14/+15
2012-01-21PPC: Enable 440EP CPU targetAlexander Graf1-11/+5
2012-01-03PPC: Add description for the Freescale e500mc core.Varun Sethi1-6/+50
2011-10-31ppc: Alter CPU state to mask out TCG unimplemented instructions as appropriateDavid Gibson1-3/+17
2011-10-30pseries: Correct vmx/dfp handling in both KVM and TCG casesDavid Gibson1-16/+2
2011-10-30PPC: Disable non-440 CPUs for ppcemb targetAlexander Graf1-0/+24
2011-10-30ppc: Add cpu defs for POWER7 revisions 2.1 and 2.3David Gibson1-0/+4
2011-10-30ppc: First cut implementation of -cpu hostDavid Gibson1-1/+7
2011-10-30ppc: Remove broken partial PVR matchingDavid Gibson1-30/+6
2011-10-06PPC: booke timersFabien Chouteau1-0/+39
2011-10-06Gdbstub: handle read of fpscrFabien Chouteau1-2/+1
2011-10-06Implement POWER7's CFAR in TCGDavid Gibson1-1/+22
2011-08-20Use glib memory allocation and free functionsAnthony Liguori1-3/+3
2011-06-17PPC: move TLBs to their own arraysAlexander Graf1-1/+26
2011-06-03ppc: Fix compilation for ppc64-softmmuStefan Weil1-6/+6
2011-05-14Merge branch 'ppc-next' of git://repo.or.cz/qemu/agrafAurelien Jarno1-80/+202
2011-05-12PPC: Implement e500 (FSL) MMUAlexander Graf1-49/+114
2011-05-12PPC: Add another 64 bits to instruction feature maskAlexander Graf1-33/+90
2011-05-08Fix typos in comments (instanciation -> instantiation)Stefan Weil1-1/+1
2011-04-01Add POWER7 support for ppcDavid Gibson1-0/+107
2011-04-01Parse SDR1 on mtspr instead of at translate timeDavid Gibson1-6/+1
2011-04-01Implement missing parts of the logic for the POWER PURRDavid Gibson1-0/+8
2011-02-16Handle icount for powerpc tbl/tbu/decr load and store.Tristan Gingold1-0/+42
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-25 02:18:50 +0000