summaryrefslogtreecommitdiff
path: root/target-xtensa
AgeCommit message (Expand)AuthorFilesLines
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson1-0/+5
2015-10-21target-xtensa: implement S32NBMax Filippov1-0/+11
2015-10-21target-xtensa: implement depbits instructionMax Filippov3-0/+26
2015-10-21target-xtensa: use CPU_LOG_MMU for MMU event loggingMax Filippov2-6/+6
2015-10-21target-xtensa: add window overflow check to L32E/S32EMax Filippov1-2/+4
2015-10-09qdev: Protect device-list-properties against broken devicesMarkus Armbruster1-0/+7
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-35/+4
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-2/+3
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-0/+3
2015-10-07target-*: Drop cpu_gen_code defineRichard Henderson1-1/+0
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-18/+7
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-2/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-4/+1
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-1/+1
2015-09-25xtensa: Remove ELF_MACHINE from cpu.hPeter Crosthwaite1-1/+0
2015-09-16monitor: remove target-specific code from monitor.cPavel Butsykin2-0/+35
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt1-1/+1
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-1/+1
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite1-1/+1
2015-07-09cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite1-1/+1
2015-07-09cpu: Add Error argument to cpu_exec_init()Bharata B Rao1-1/+1
2015-07-06target-xtensa: fix gdb register map constructionMax Filippov7-7/+27
2015-07-06target-xtensa: add 64-bit floating point registersMax Filippov4-9/+43
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-06-19semihosting: create SemihostingConfig structure and semihost.hLeon Alrae1-1/+2
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson1-9/+9
2015-03-10cpu: Make cpu_init() return QOM CPUState objectEduardo Habkost1-8/+1
2015-03-07target-xtensa: implement do_unassigned_access callbackMax Filippov3-0/+18
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-4/+3
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson1-1/+0
2015-01-20exec.c: Drop TARGET_HAS_ICE define and checksPeter Maydell1-2/+0
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini1-1/+1
2014-12-17target-xtensa: don't generate dead codeMax Filippov1-279/+321
2014-12-17target-xtensa: record available window in TB flagsMax Filippov4-62/+42
2014-12-17target-xtensa: fix translation for opcodes crossing page boundaryMax Filippov1-4/+23
2014-11-10target-xtensa: add missing window check for entryMax Filippov2-0/+12
2014-11-03Merge remote-tracking branch 'remotes/xtensa/tags/20141103-xtensa' into stagingPeter Maydell3-12/+74
2014-11-03target-xtensa: fix build for cores w/o windowed registersMax Filippov1-12/+19
2014-11-03target-xtensa: add core importing scriptMax Filippov1-0/+53
2014-11-03target-xtensa: add definition for XTHAL_INTTYPE_PROFILINGMax Filippov2-0/+2
2014-11-02target-xtensa: mark XtensaConfig structs as unusedPeter Maydell3-3/+3
2014-10-06gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flagPeter Maydell1-0/+1
2014-09-25target-xtensa: Use cpu_exec_interrupt qom hookRichard Henderson3-0/+12
2014-09-12cpu-exec: Make debug_excp_handler a QOM CPU methodPeter Maydell3-4/+5
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova1-0/+3
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini2-1/+2
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-14/+1
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini2-1/+1
2014-06-05softmmu: make do_unaligned_access a method of CPUPaolo Bonzini3-6/+7
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson4-9/+4
generated by cgit v1.2.1 (git 2.18.0) at 2024-05-18 01:07:04 +0000