summaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)AuthorFilesLines
2018-05-09translator: merge max_insns into DisasContextBaseEmilio G. Cota2-11/+6
2018-05-09target/arm: avoid integer overflow in next_page PC checkEmilio G. Cota2-7/+6
2018-05-04target/arm/kvm: Translate the MSI doorbell in kvm_arch_fixup_msi_routeEric Auger2-1/+40
2018-05-04target/arm: Implement v8M VLLDM and VLSTMPeter Maydell1-1/+16
2018-05-04target/arm: Tidy condition in disas_simd_two_reg_miscRichard Henderson1-1/+5
2018-05-04target/arm: Tidy conditions in handle_vec_simd_shriRichard Henderson1-5/+1
2018-05-04target/arm: Correct MPUIR privilege level in register_cp_regs_for_features() ...Mathew Maidment1-1/+1
2018-04-26target/arm: Make PMOVSCLR and PMUSERENR 64 bits wideAaron Lindsay2-4/+5
2018-04-26target/arm: Fix bitmask for PMCCFILTR writesAaron Lindsay1-1/+1
2018-04-26target/arm: Allow EL change hooks to do IOAaron Lindsay2-0/+18
2018-04-26target/arm: Add pre-EL change hooksAaron Lindsay5-9/+58
2018-04-26target/arm: Support multiple EL change hooksAaron Lindsay3-18/+30
2018-04-26target/arm: Fetch GICv3 state directly from CPUARMStateAaron Lindsay1-10/+0
2018-04-26target/arm: Mask PMU register writes based on PMCR_EL0.NAaron Lindsay1-9/+22
2018-04-26target/arm: Treat PMCCNTR as alias of PMCCNTR_EL0Aaron Lindsay1-1/+1
2018-04-26target/arm: Check PMCNTEN for whether PMCCNTR is enabledAaron Lindsay1-1/+1
2018-04-26target/arm: Use v7m_stack_read() for reading the frame signaturePeter Maydell1-4/+5
2018-04-26target/arm: Remove stale TODO commentPeter Maydell1-7/+1
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk1-3/+3
2018-04-10tcg: Introduce tcg_set_insn_start_paramRichard Henderson1-1/+1
2018-04-10target/arm: Report unsupported MPU region sizes more clearlyPeter Maydell1-3/+3
2018-04-10target-arm: Check undefined opcodes for SWP in A32 decoderOnur Sahin1-2/+7
2018-03-23target/arm: Always set FAR to a known unknown value for debug exceptionsPeter Maydell1-1/+10
2018-03-23target/arm: Set FSR for BKPT, BRK when raising exceptionPeter Maydell2-1/+2
2018-03-23target/arm: Factor out code to calculate FSR for debug exceptionsPeter Maydell2-10/+27
2018-03-23target/arm: Honour MDCR_EL2.TDE when routing exceptions due to BKPT/BRKPeter Maydell4-7/+36
2018-03-23arm/translate-a64: treat DISAS_UPDATE as variant of DISAS_EXITVictor Kamensky1-3/+3
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov1-2/+0
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov1-0/+1
2018-03-09target/arm: Make 'any' CPU just an alias for 'max'Peter Maydell2-54/+55
2018-03-09target/arm: Add "-cpu max" supportPeter Maydell3-0/+47
2018-03-09target/arm: Move definition of 'host' cpu type into cpu.cPeter Maydell2-19/+24
2018-03-09target/arm: Query host CPU features on-demand at instance initPeter Maydell6-36/+69
2018-03-09linux-user: Implement aarch64 PR_SVE_SET/GET_VLRichard Henderson2-0/+42
2018-03-09target/arm: Add a core count propertyAlistair Francis3-2/+15
2018-03-02qapi: Empty out qapi-schema.jsonMarkus Armbruster1-1/+2
2018-03-02target/arm: Enable ARM_FEATURE_V8_FCMARichard Henderson2-0/+2
2018-03-02target/arm: Decode t32 simd 3reg and 2reg_scalar extensionRichard Henderson1-1/+13
2018-03-02target/arm: Decode aa32 armv8.3 2-reg-indexRichard Henderson1-0/+61
2018-03-02target/arm: Decode aa32 armv8.3 3-sameRichard Henderson1-0/+68
2018-03-02target/arm: Decode aa64 armv8.3 fcmlaRichard Henderson3-8/+246
2018-03-02target/arm: Decode aa64 armv8.3 fcaddRichard Henderson3-1/+151
2018-03-02target/arm: Add ARM_FEATURE_V8_FCMARichard Henderson1-0/+1
2018-03-02target/arm: Enable ARM_FEATURE_V8_RDMRichard Henderson2-0/+2
2018-03-02target/arm: Decode aa32 armv8.1 two reg and a scalarRichard Henderson1-2/+40
2018-03-02target/arm: Decode aa32 armv8.1 three sameRichard Henderson1-19/+67
2018-03-02target/arm: Decode aa64 armv8.1 scalar/vector x indexed elementRichard Henderson1-0/+29
2018-03-02target/arm: Decode aa64 armv8.1 three same extraRichard Henderson3-0/+166
2018-03-02target/arm: Decode aa64 armv8.1 scalar three same extraRichard Henderson4-1/+198
2018-03-02target/arm: Refactor disas_simd_indexed size checksRichard Henderson1-31/+30