summaryrefslogtreecommitdiff
path: root/target/openrisc/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé1-3/+2
2017-10-27openrisc: cleanup cpu type name compositionIgor Mammedov1-46/+23
2017-10-24qom: Introduce CPUClass.tcg_initializeRichard Henderson1-6/+1
2017-10-21openrisc/cputimer: Perparation for MulticoreStafford Horne1-1/+0
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé1-4/+0
2017-09-01openrisc: replace cpu_openrisc_init() with cpu_generic_init()Igor Mammedov1-5/+0
2017-05-04target/openrisc: Support non-busy idle state using PMR SPRStafford Horne1-1/+2
2017-05-04target/openrisc: Remove duplicate features propertyStafford Horne1-14/+3
2017-05-04target/openrisc: implement shadow registersStafford Horne1-1/+3
2017-04-21target/openrisc: Implement EVBAR registerTim 'mithro' Ansell1-0/+2
2017-02-14target/openrisc: Implement lwa, swaRichard Henderson1-0/+1
2017-01-13qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée1-8/+1
2016-12-20Move target-* CPU file into a target/ folderThomas Huth1-0/+278