summaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2017-10-19Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell3-110/+149
2017-10-19Merge remote-tracking branch 'remotes/riku/tags/pull-linux-user-20171018' int...Peter Maydell3-3/+15
2017-10-17ppc: spapr: use generic cpu_model parsingIgor Mammedov3-5/+9
2017-10-17ppc: move ppc_cpu_lookup_alias() before its first userIgor Mammedov1-13/+13
2017-10-17ppc: spapr: register 'host' core type along with the rest of core typesIgor Mammedov1-11/+0
2017-10-17ppc: spapr: use cpu type name directlyIgor Mammedov1-1/+1
2017-10-17ppc: move '-cpu foo,compat=xxx' parsing into ppc_cpu_parse_featurestr()Igor Mammedov2-0/+58
2017-10-17target/ppc: Fix carry flag setting for shift algebraic instructionsSandipan Das2-8/+20
2017-10-17target/ppc: Add POWER9 DD2.0 model informationDavid Gibson2-2/+5
2017-10-17target/ppc: Remove unused PPC 460 and 460F definitionsThomas Huth1-217/+0
2017-10-16target/i386: trap on instructions longer than >15 bytesPaolo Bonzini1-7/+22
2017-10-16target/i386: introduce x86_ld*_codePaolo Bonzini1-103/+125
2017-10-16nios2: define tcg_envPaolo Bonzini1-0/+1
2017-10-16build: remove CONFIG_LIBDECNUMBERPaolo Bonzini1-0/+1
2017-10-16linux-user/sh4: Reduce TARGET_VIRT_ADDR_SPACE_BITS to 31Richard Henderson1-1/+5
2017-10-16linux-user: Tidy and enforce reserved_va initializationRichard Henderson2-2/+10
2017-10-12target/arm: Implement SG instruction corner casesPeter Maydell1-1/+22
2017-10-12target/arm: Support some Thumb insns being always unconditionalPeter Maydell1-1/+47
2017-10-12target-arm: Simplify insn_crosses_page()Peter Maydell1-21/+6
2017-10-12target/arm: Pull Thumb insn word loads up to top levelPeter Maydell1-70/+108
2017-10-12target-arm: Don't check for "Thumb2 or M profile" for not-Thumb1Peter Maydell1-2/+1
2017-10-12target/arm: Implement secure function returnPeter Maydell3-10/+126
2017-10-12target/arm: Implement BLXNSPeter Maydell4-2/+76
2017-10-12target/arm: Implement SG instructionPeter Maydell1-5/+127
2017-10-12target/arm: Add M profile secure MMU index values to get_a32_user_mem_index()Peter Maydell1-0/+4
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota8-27/+17
2017-10-09x86: Correct translation of some rdgsbase and wrgsbase encodingsTodd Eisenberger1-2/+2
2017-10-09qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé13-55/+2
2017-10-06target/arm: Factor out "get mmuidx for specified security state"Peter Maydell1-11/+21
2017-10-06target/arm: Fix calculation of secure mm_idx valuesPeter Maydell1-5/+7
2017-10-06target/arm: Implement security attribute lookups for memory accessesPeter Maydell2-2/+195
2017-10-06nvic: Implement Security Attribution Unit registersPeter Maydell3-0/+51
2017-10-06target/arm: Add v8M support to exception entry codePeter Maydell1-20/+145
2017-10-06target/arm: Add support for restoring v8M additional state contextPeter Maydell1-0/+30
2017-10-06target/arm: Update excret sanity checks for v8MPeter Maydell1-15/+58
2017-10-06target/arm: Add new-in-v8M SFSR and SFARPeter Maydell2-0/+14
2017-10-06target/arm: Don't warn about exception return with PC low bit set for v8MPeter Maydell1-7/+15
2017-10-06target/arm: Warn about restoring to unaligned stackPeter Maydell1-0/+7
2017-10-06target/arm: Check for xPSR mismatch usage faults earlier for v8MPeter Maydell1-3/+27
2017-10-06target/arm: Restore SPSEL to correct CONTROL register on exception returnPeter Maydell1-13/+27
2017-10-06target/arm: Restore security state on exception returnPeter Maydell1-0/+2
2017-10-06target/arm: Prepare for CONTROL.SPSEL being nonzero in Handler modePeter Maydell2-23/+50
2017-10-06target/arm: Don't switch to target stack early in v7M exception returnPeter Maydell1-32/+98
2017-10-06arm: Fix SMC reporting to EL2 when QEMU provides PSCIJan Kiszka2-11/+25
2017-10-06s390x/tcg: initialize machine check queueCornelia Huck1-0/+2
2017-10-06s390/kvm: Support for get/set of extended TOD-Clock for guestCollin L. Walling4-8/+63
2017-10-06s390x/tcg: make STFL store into the lowcoreDavid Hildenbrand2-2/+7
2017-10-06s390x: introduce and use S390_MAX_CPUSDavid Hildenbrand1-0/+2
2017-10-06target/s390x: get rid of next_core_idDavid Hildenbrand4-9/+11
2017-10-06s390x/cpumodel: fix max STFL(E) bit numberDavid Hildenbrand1-1/+1
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-13 23:48:08 +0000