summaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2018-01-18Merge remote-tracking branch 'remotes/ehabkost/tags/x86-pull-request' into st...Peter Maydell4-5/+493
2018-01-17i386: Add EPYC-IBPB CPU modelEduardo Habkost1-0/+46
2018-01-17i386: Add new -IBRS versions of Intel CPU modelsEduardo Habkost1-1/+378
2018-01-17i386: Add FEAT_8000_0008_EBX CPUID feature wordEduardo Habkost2-1/+21
2018-01-17i386: Add spec-ctrl CPUID bitEduardo Habkost2-1/+2
2018-01-17i386: Add support for SPEC_CTRL MSRPaolo Bonzini3-0/+37
2018-01-17i386: Change X86CPUDefinition::model_id to const char*Eduardo Habkost1-1/+8
2018-01-17target/i386: add clflushopt to "Skylake-Server" cpu modelHaozhong Zhang1-1/+1
2018-01-17target-ppc: Fix booke206 tlbwe TLB instructionLuc MICHEL1-5/+27
2018-01-17target/ppc: add support for POWER9 HILECédric Le Goater2-1/+2
2018-01-17target/ppc: Clarify compat mode max_threads valueDavid Gibson2-9/+18
2018-01-17ppc: Change Power9 compat table to support at most 8 threads/coreJose Ricardo Ziviani1-1/+8
2018-01-17target/ppc: Clean up probing of VMX, VSX and DFP availability on KVMDavid Gibson2-23/+6
2018-01-17target/ppc: Yet another fix for KVM-HV HPTE accessorsAlexey Kardashevskiy1-4/+7
2018-01-16Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell8-143/+116
2018-01-16maint: Fix macros with broken 'do/while(0); ' usageEric Blake2-2/+2
2018-01-16mips: Tweak location of ';' in macrosEric Blake1-16/+18
2018-01-16irq: fix memory leaklinzhecheng1-0/+1
2018-01-16target-i386: update hflags on Hypervisor.frameworkPaolo Bonzini1-1/+1
2018-01-16target/i386: hax: Move x86_update_hflags.Tao Wu1-3/+1
2018-01-16target/i386: hax: change to use x86_update_hflagsTao Wu1-51/+1
2018-01-16target/i386: move hflags update code to a functionTao Wu3-39/+45
2018-01-16target/arm: Add fp16 support to vfp_expand_immRichard Henderson1-0/+5
2018-01-16target/arm: Split out vfp_expand_immRichard Henderson1-16/+28
2018-01-16target/arm: Handle page table walk load failures correctlyPeter Maydell3-11/+45
2018-01-16get_phys_addr_pmsav7: Support AP=0b111 for v7MPeter Maydell1-0/+14
2018-01-12target/xtensa: Remove duplicate typedef of DisasContextPeter Maydell1-2/+2
2018-01-12i386/cpu/kvm: look at PMU's CPUID before setting MSRsJan Dakinevich1-32/+48
2018-01-11Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180111'...Peter Maydell2-15/+15
2018-01-11target/arm: Make disas_thumb2_insn() generate its own UNDEF exceptionsPeter Maydell1-13/+10
2018-01-11target/arm: Fix stlxp for aarch64_beMichael Weiser1-2/+5
2018-01-11Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.12-20180111' int...Peter Maydell2-23/+35
2018-01-11Merge remote-tracking branch 'remotes/mcayland/tags/qemu-sparc-signed' into s...Peter Maydell1-6/+0
2018-01-10target/ppc: more use of the PPC_*() macrosCédric Le Goater2-23/+35
2018-01-09target/sparc: remove MemoryRegionSection check code from sparc_cpu_get_phys_p...Jean-Christophe Dubois1-6/+0
2018-01-09Merge remote-tracking branch 'remotes/xtensa/tags/20180109-xtensa' into stagingPeter Maydell16-2163/+44960
2018-01-09target/xtensa: implement disassemblerMax Filippov1-0/+9
2018-01-09target/xtensa: implement const16Max Filippov1-0/+14
2018-01-09target/xtensa: implement GPIO32Max Filippov2-0/+54
2018-01-09target/xtensa: implement salt/saltuMax Filippov1-0/+18
2018-01-09target/xtensa: add internal/noop SRs and opcodesMax Filippov2-0/+35
2018-01-09target/xtensa: drop DisasContext::litbaseMax Filippov1-22/+5
2018-01-09target/xtensa: use libisa for instruction decodingMax Filippov3-2144/+124
2018-01-08Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.12-pull-request'...Peter Maydell8-126/+926
2018-01-08Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20171229' into stagingPeter Maydell29-213/+153
2018-01-08Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream-hvf' into sta...Peter Maydell29-54/+8190
2018-01-04target/m68k: fix m68k_cpu_dump_state()Laurent Vivier2-4/+8
2018-01-04target/m68k: add the Interrupt Stack PointerLaurent Vivier7-17/+190
2018-01-04target/m68k: add andi/ori/eori to SR/CCRLaurent Vivier1-7/+46
2018-01-04target/m68k: add 680x0 "move to SR" instructionLaurent Vivier1-16/+22
generated by cgit v1.2.1 (git 2.18.0) at 2024-06-08 19:01:59 +0000