index
:
peter/qemu
bdrv-getlength-conversion
block
block-dmg
block-dmg-2.2
block-dmg-2.3
block-dmg-2.3-v2
doc-updates
gdbstub-fixes
gtk-toggle-menubar
gtk-updates
logitech-unifying
logitech-unifying-2.2
master
serial-baud
slirp-fixes
usbdump-usbhid
QEMU hacking for Peter
Peter Wu
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2018-03-01
arm/translate-a64: add all single op FP16 to handle_fp_1src_half
Alex Bennée
1
-0
/
+71
2018-03-01
arm/translate-a64: implement simd_scalar_three_reg_same_fp16
Alex Bennée
1
-0
/
+99
2018-03-01
arm/translate-a64: add all FP16 ops in simd_scalar_pairwise
Alex Bennée
1
-26
/
+54
2018-03-01
arm/translate-a64: add FP16 FMOV to simd_mod_imm
Alex Bennée
1
-10
/
+25
2018-03-01
arm/translate-a64: add FP16 FRSQRTE to simd_two_reg_misc_fp16
Alex Bennée
1
-0
/
+7
2018-03-01
arm/helper.c: re-factor rsqrte and add rsqrte_f16
Alex Bennée
2
-118
/
+104
2018-03-01
arm/translate-a64: add FP16 FSQRT to simd_two_reg_misc_fp16
Alex Bennée
3
-0
/
+19
2018-03-01
arm/translate-a64: add FP16 FRCPX to simd_two_reg_misc_fp16
Alex Bennée
3
-0
/
+34
2018-03-01
arm/translate-a64: add FP16 FRECPE
Alex Bennée
1
-0
/
+8
2018-03-01
arm/helper.c: re-factor recpe and add recepe_f16
Alex Bennée
2
-97
/
+128
2018-03-01
arm/translate-a64: add FP16 FNEG/FABS to simd_two_reg_misc_fp16
Alex Bennée
1
-1
/
+15
2018-03-01
arm/translate-a64: add FP16 SCVTF/UCVFT to simd_two_reg_misc_fp16
Alex Bennée
3
-24
/
+104
2018-03-01
arm/translate-a64: add FP16 FCMxx (zero) to simd_two_reg_misc_fp16
Alex Bennée
1
-23
/
+57
2018-03-01
arm/translate-a64: add FCVTxx to simd_two_reg_misc_fp16
Alex Bennée
3
-1
/
+118
2018-03-01
arm/translate-a64: add FP16 FPRINTx to simd_two_reg_misc_fp16
Alex Bennée
3
-5
/
+142
2018-03-01
arm/translate-a64: initial decode for simd_two_reg_misc_fp16
Alex Bennée
1
-0
/
+40
2018-03-01
arm/translate-a64: add FP16 x2 ops for simd_indexed
Alex Bennée
3
-6
/
+76
2018-03-01
arm/translate-a64: add FP16 FMULX/MLS/FMLA to simd_indexed
Alex Bennée
1
-16
/
+66
2018-03-01
arm/translate-a64: add FP16 pairwise ops simd_three_reg_same_fp16
Alex Bennée
1
-75
/
+133
2018-03-01
arm/translate-a64: add FP16 FR[ECP/SQRT]S to simd_three_reg_same_fp16
Alex Bennée
3
-0
/
+42
2018-03-01
arm/translate-a64: add FP16 FMULA/X/S to simd_three_reg_same_fp16
Alex Bennée
3
-0
/
+41
2018-03-01
arm/translate-a64: add FP16 F[A]C[EQ/GE/GT] to simd_three_reg_same_fp16
Alex Bennée
3
-0
/
+69
2018-03-01
arm/translate-a64: add FP16 FADD/FABD/FSUB/FMUL/FDIV to simd_three_reg_same_fp16
Alex Bennée
3
-0
/
+36
2018-03-01
arm/translate-a64: initial decode for simd_three_reg_same_fp16
Alex Bennée
1
-0
/
+73
2018-03-01
arm/translate-a64: handle_3same_64 comment fix
Alex Bennée
1
-2
/
+1
2018-03-01
arm/translate-a64: implement half-precision F(MIN|MAX)(V|NMV)
Alex Bennée
3
-54
/
+110
2018-03-01
target/arm/helper: pass explicit fpst to set_rmode
Alex Bennée
4
-22
/
+22
2018-03-01
target/arm/cpu.h: add additional float_status flags
Alex Bennée
3
-36
/
+75
2018-03-01
target/arm/cpu.h: update comment for half-precision values
Alex Bennée
1
-0
/
+1
2018-03-01
target/arm/cpu64: introduce ARM_V8_FP16 feature bit
Alex Bennée
1
-0
/
+1
2018-02-22
target/arm: Fix register definitions for VMIDR and VMPIDR
Peter Maydell
1
-4
/
+4
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
43
-26
/
+29
2018-02-19
mem: add share parameter to memory-backend-ram
Marcel Apfelbaum
1
-2
/
+2
2018-02-16
target/ppc: convert to TranslatorOps
Emilio G. Cota
1
-162
/
+167
2018-02-16
target/ppc: convert to DisasContextBase
Emilio G. Cota
3
-86
/
+91
2018-02-15
target/arm: Implement v8M MSPLIM and PSPLIM registers
Peter Maydell
3
-0
/
+69
2018-02-15
target/arm: Migrate v7m.other_sp
Peter Maydell
1
-0
/
+11
2018-02-15
target/arm: Add AIRCR to vmstate struct
Peter Maydell
1
-0
/
+4
2018-02-15
target/arm: Implement writing to CONTROL_NS for v8M
Peter Maydell
1
-0
/
+10
2018-02-15
hw/intc/armv7m_nvic: Implement SCR
Peter Maydell
2
-0
/
+19
2018-02-15
hw/intc/armv7m_nvic: Implement cache ID registers
Peter Maydell
2
-0
/
+62
2018-02-15
hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVIC
Peter Maydell
1
-0
/
+28
2018-02-15
target/arm: Handle SVE registers when using clear_vec_high
Richard Henderson
1
-100
/
+62
2018-02-15
target/arm: Enforce access to ZCR_EL at translation
Richard Henderson
4
-19
/
+28
2018-02-15
target/arm: Suppress TB end for FPCR/FPSR
Richard Henderson
1
-2
/
+2
2018-02-15
target/arm: Enforce FP access to FPCR/FPSR
Richard Henderson
3
-19
/
+25
2018-02-15
target/arm: Remove ARM_CP_64BIT from ZCR_EL registers
Richard Henderson
1
-4
/
+4
2018-02-14
m68k: implement movep instruction
Pavel Dovgalyuk
3
-0
/
+49
2018-02-13
hax: Support guest RAM sizes of 4GB or more
Yu Ning
8
-25
/
+88
2018-02-10
Drop unneeded system header includes
Eric Blake
2
-3
/
+0
[next]